Systolic multiplier simplified a bit:

 * passes testbench tests again
 * this time synthesizes fine (without major issues)

List of things that need polishing in the future:
 * Parallelized operand loader can be reduced by a factor of 3
   to only store one operand at a time: it currently stores
   B, N_COEFF and N. After B is consumed, it can be overwritten
   with AB,  N_COEFF can be loaded sequentially the same way
   A is loaded. After that loader can be filled with Q while
   N will be loaded sequentially.
 * Turns out QN block memory is not needed at all. After we obtain
   the next word of QN, we immediately calculate SN. After that QN
   can be discarded, no need to store it.
 * Currently there are two wide memories T and PE_C_OUT. XST throws
   weird warnings about multi-port RAM before finally deciding
   to implement it using flip-flop. Those memories should be turned
   into FIFOs to simplify the design and not confuse XST.

1 files changed, 0 insertions, 1 deletions

diff --git a/src/tb/tb_systolic_multiplier.v b/src/tb/tb_systolic_multiplier.v
index 9df492e..33d1e01 100644
--- a/src/tb/tb_systolic_multiplier.v
+++ b/src/tb/tb_systolic_multiplier.v
@@ -273,7 +273,6 @@ module tb_systolic_multiplier;
 

 				b = ab_modulo;										// prepare for next round

 

-				#1000000;

 			end		

 		

 				// final step, display results