aboutsummaryrefslogtreecommitdiff
path: root/rtl/lowlevel/artix7/adder32_artix7.v
blob: dad234045b8a6f6e607e901795c2e20525630864 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
//------------------------------------------------------------------------------
//
// adder32_artix7.v
// -----------------------------------------------------------------------------
// Hardware (Artix-7 DSP48E1) 32-bit adder.
//
// Authors: Pavel Shatov
//
// Copyright (c) 2016, NORDUnet A/S
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
//
// - Redistributions of source code must retain the above copyright notice,
//   this list of conditions and the following disclaimer.
//
// - Redistributions in binary form must reproduce the above copyright notice,
//   this list of conditions and the following disclaimer in the documentation
//   and/or other materials provided with the distribution.
//
// - Neither the name of the NORDUnet nor the names of its contributors may be
//   used to endorse or promote products derived from this software without
//   specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
// POSSIBILITY OF SUCH DAMAGE.
//
//------------------------------------------------------------------------------

module adder32_artix7
  (
   input 	  clk, // clock
   input [31: 0]  a, // operand input
   input [31: 0]  b, // operand input
   output [31: 0] s, // sum output
   input 	  c_in, // carry input
   output 	  c_out		// carry output
   );

   //
   // Lower and higher parts of operand
   //
   wire [17: 0]   bl = b[17: 0];
   wire [13: 0]   bh = b[31:18];


   //
   // DSP48E1 Slice
   //

   /* Operation Mode */
   wire [ 3: 0]   dsp48e1_alumode	= 4'b0000;
   wire [ 6: 0]   dsp48e1_opmode		= 7'b0110011;

   /* Internal Product */
   wire [47: 0]   p_int;

   dsp48e1_wrapper dsp_adder
     (
      .clk			(clk),

      .ce			(1'b1),

      .carry		(c_in),

      .alumode		(dsp48e1_alumode),
      .opmode		(dsp48e1_opmode),

      .a				({{16{1'b0}}, bh}),
      .b				(bl),
      .c				({{16{1'b0}}, a}),

      .p				(p_int)
      );

   //
   // Output Mapping
   //
   assign s 		= p_int[31: 0];
   assign c_out	= p_int[32];


endmodule

//------------------------------------------------------------------------------
// End-of-File
//------------------------------------------------------------------------------