aboutsummaryrefslogtreecommitdiff
BranchCommit messageAuthorAge
masterFixed copyright noticePavel V. Shatov (Meister)4 months
 
 
AgeCommit messageAuthor
2021-07-19Fixed copyright noticeHEADmasterPavel V. Shatov (Meister)
2019-10-23Fixed clog2() replacement.Pavel V. Shatov (Meister)
2018-12-19Added primitives with clock enable ports.Pavel V. Shatov (Meister)
2018-11-09Library for common Verilog modules.Pavel V. Shatov (Meister)
 
Clone
https://git.cryptech.is/core/lib