index
:
core/hash/sha512
clock_speed
master
Verilog implementation of the SHA-512 hash function
git repositories
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
model
Age
Commit message (
Expand
)
Author
2018-04-06
Added support for dumping T2 inputs and calculations.
Joachim Strömbergson
2018-04-06
Improved digest check and dump to be more usable.
Joachim Strömbergson
2018-04-06
Minor cleanup of names to make the code clearer.
Joachim Strömbergson
2018-04-06
Finally implemented SHA-512-224 digest properly. Added test case for SHA-512-...
Joachim Strömbergson
2018-04-06
Added testcases for other SHA-512 versions per FIPS 180-4.
Joachim Strömbergson
2018-04-05
Removed weird semicolons.
Joachim Strömbergson
2018-04-05
Adding first double block test for SHA-512. Test ok.
Joachim Strömbergson
2018-04-05
Adding message blocks for multi block tests.
Joachim Strömbergson
2018-04-05
Moved tests to separate function to allow for adding multi block message tests.
Joachim Strömbergson
2018-04-05
(1) Added dumping of T1 inputs, calculated values and result needed to pipeli...
Joachim Strömbergson
2015-12-13
whack copyrights
Paul Selkirk
2014-04-05
Adding the Python functional model of the SHA-512 core.
Joachim Strömbergson