aboutsummaryrefslogtreecommitdiff
path: root/toolruns/Makefile
diff options
context:
space:
mode:
authorJoachim StroĢˆmbergson <joachim@secworks.se>2014-02-19 13:22:21 +0100
committerJoachim StroĢˆmbergson <joachim@secworks.se>2014-02-19 13:22:21 +0100
commit7a240ee316befece514ef0914ac982c8643272d7 (patch)
treea00c78a68462890b5a45a62af1261691a175802f /toolruns/Makefile
parent5d2bb32b1e4503affddf4f591bb65a829c222a2f (diff)
Adding makefile for building and simulating the sha256 design.
Diffstat (limited to 'toolruns/Makefile')
-rwxr-xr-xtoolruns/Makefile117
1 files changed, 117 insertions, 0 deletions
diff --git a/toolruns/Makefile b/toolruns/Makefile
new file mode 100755
index 0000000..4ac5f46
--- /dev/null
+++ b/toolruns/Makefile
@@ -0,0 +1,117 @@
+#===================================================================
+#
+# Makefile
+# --------
+# Makefile for building sha256 wmem, core top and wishbone
+# simulations.
+#
+#
+# Author: Joachim Strombergson
+# Copyright (c) 2014, SUNET
+#
+# Redistribution and use in source and binary forms, with or
+# without modification, are permitted provided that the following
+# conditions are met:
+#
+# 1. Redistributions of source code must retain the above copyright
+# notice, this list of conditions and the following disclaimer.
+#
+# 2. Redistributions in binary form must reproduce the above copyright
+# notice, this list of conditions and the following disclaimer in
+# the documentation and/or other materials provided with the
+# distribution.
+#
+# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
+# FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
+# COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
+# INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
+# BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+# LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+# CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
+# STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
+# ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF
+# ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+#
+#===================================================================
+
+WMEM_SRC=../src/rtl/sha256_w_mem.v
+WMEM_TB_SRC=../src/tb/tb_sha256_w_mem.v
+
+CORE_SRC=../src/rtl/sha256_core.v ../src/rtl/sha256_k_constants.v ../src/rtl/sha256_w_mem.v
+CORE_TB_SRC=../src/tb/tb_sha256_core.v
+
+TOP_SRC=../src/rtl/sha256.v $(CORE_SRC)
+TOP_TB_SRC=../src/tb/tb_sha256.v
+
+WB_SRC=../src/rtl/wb_sha256.v $(CORE_SRC)
+WB_TB_SRC=../src/tb/tb_wb_sha256.v
+
+CC=iverilog
+
+
+all: wb top core wmem
+
+
+wb: $(WB_TB_SRC) $(WB_SRC)
+ $(CC) -o wb.sim $(WB_TB_SRC) $(WB_SRC)
+
+
+top: $(TOP_TB_SRC) $(TOP_SRC)
+ $(CC) -o top.sim $(TOP_TB_SRC) $(TOP_SRC)
+
+
+core: $(CORE_TB_SRC) $(CORE_SRC)
+ $(CC) -o core.sim $(CORE_SRC) $(CORE_TB_SRC)
+
+
+wmem: $(WMEM_SRC) $(WMEM_TB_SRC)
+ $(CC) -o wmem.sim $(WMEM_SRC) $(WMEM_TB_SRC)
+
+
+sim-wb: wb.sim
+ ./wb.sim
+
+
+sim-top: top.sim
+ ./top.sim
+
+
+sim-core: core.sim
+ ./core.sim
+
+
+sim-wmem: wmem.sim
+ ./wmem.sim
+
+
+debug:
+ @echo "No debug available."
+
+
+clean:
+ rm -f top.sim
+ rm -f core.sim
+ rm -f wmem.sim
+
+
+help:
+ @echo "Supported targets:"
+ @echo "------------------"
+ @echo "all: Build all simulation targets."
+ @echo "wb: Build the Wishbone simulation target."
+ @echo "top: Build the top simulation target."
+ @echo "core: Build the core simulation target."
+ @echo "wmem: Build the wmem simulation target."
+ @echo "sim-wb: Run top Wishbone simulation."
+ @echo "sim-top: Run top level simulation."
+ @echo "sim-core: Run core level simulation."
+ @echo "sim-wmem: Run wmem level simulation."
+ @echo "debug: Print the internal varibles."
+ @echo "clean: Delete all built files."
+
+#===================================================================
+# EOF Makefile
+#===================================================================
+