| Mode | Name | Size | |
|---|---|---|---|
| -rw-r--r-- | uart_core.v | 16636 | logplainblame |
| -rw-r--r-- | uart_regs.v | 5513 | logplainblame |
 |
index : core/comm/uart | |
| A Universal asynchronous receiver/transmitter (UART) implemented in Verilog | git repositories |
| aboutsummaryrefslogtreecommitdiff |