index
:
core/comm/i2c
master
An I2C slave implemented in Verilog
git repositories
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
rtl
/
i2c_regs.v
diff options
context:
1
2
3
4
5
6
7
8
9
10
15
20
25
30
35
40
space:
include
ignore
mode:
unified
ssdiff
stat only
Diffstat
(limited to 'src/rtl/i2c_regs.v')
0 files changed, 0 insertions, 0 deletions
