From 13d0f55865f8b1b851ce1e84597b144c5fd41662 Mon Sep 17 00:00:00 2001 From: Rob Austein Date: Sun, 13 Sep 2020 23:15:43 +0000 Subject: GC --- ...epositories%2Fcore%2Frng%2Favalanche_entropy.md | 55 ---------------------- 1 file changed, 55 deletions(-) delete mode 100644 raw-wiki-dump/GitRepositories%2Fcore%2Frng%2Favalanche_entropy.md (limited to 'raw-wiki-dump/GitRepositories%2Fcore%2Frng%2Favalanche_entropy.md') diff --git a/raw-wiki-dump/GitRepositories%2Fcore%2Frng%2Favalanche_entropy.md b/raw-wiki-dump/GitRepositories%2Fcore%2Frng%2Favalanche_entropy.md deleted file mode 100644 index 96392df..0000000 --- a/raw-wiki-dump/GitRepositories%2Fcore%2Frng%2Favalanche_entropy.md +++ /dev/null @@ -1,55 +0,0 @@ -``` -#!htmlcomment - -This page is maintained automatically by a script. Don't modify this page by hand, -your changes will just be overwritten the next time the script runs. Talk to your -Friendly Neighborhood Repository Maintainer if you need to change something here. - -``` - -``` -#!html -

avalanche_entropy

- -

Entropy provider core for an external avalanche noise based entropy source.

- -

Functional Description

- -

This core samples noise provided on an input pin. The noise is expected -to be 'digital' that is fairly rapidly move from voltage levels -matching ones and zeros as handled by the digital process used to -implement the core.

- -

The noise is sampled with double registers. Then phase detection is -applied to find positive flanks. The core contains a free running clock -(clocked at the provided core clock frequency). When a positive flank in -the noise is detected, the LSB of the clock is sampled and added to a -shift registers. When at least 32 bits has been collected, the result is -presented as entropy available to any entropy consumer connected to the -core.

- -

The core also includes a delta time counter. This counter is used for -testing of the core and is available via the API.

- -

The fact that the core uses the flank of the to drive the entropy bit -generation, but that the timing between the flanks means that if -the noise source have a bias for zero or one state does not affect which -entropy bits are generated.

- -

Implementation Status

- -

The core has been tested with several revisions of the Cryptech -avalanche noise board. The core has been implemented in Altera -Cyclone-IV and Cyclone-V devices as well as in Xilinx Spartan-6 -devices. The core clock frequency used has been 25 MHz, 33 MHz and 50 -MHz.

- -

The generated entropy has been extensively tested (using the ent tool as -well as other custom tools) and found to be generating entropy with good -quality.

-``` - -[[RepositoryIndex(format=table,glob=core/rng/avalanche_entropy)]] - -| Clone `https://git.cryptech.is/core/rng/avalanche_entropy.git` | -|---| -- cgit v1.2.3