From b092ffbcbe2c9398494f7dc9db6f0796971633e0 Mon Sep 17 00:00:00 2001
From: Rob Austein <sra@hactrn.net>
Date: Sun, 13 Sep 2020 23:04:30 +0000
Subject: Import Cryptech wiki dump

---
 ...GitRepositories%2Fcore%2Fplatform%2Fterasic_c5g | 39 ++++++++++++++++++++++
 1 file changed, 39 insertions(+)
 create mode 100644 raw-wiki-dump/GitRepositories%2Fcore%2Fplatform%2Fterasic_c5g

(limited to 'raw-wiki-dump/GitRepositories%2Fcore%2Fplatform%2Fterasic_c5g')

diff --git a/raw-wiki-dump/GitRepositories%2Fcore%2Fplatform%2Fterasic_c5g b/raw-wiki-dump/GitRepositories%2Fcore%2Fplatform%2Fterasic_c5g
new file mode 100644
index 0000000..9220ae2
--- /dev/null
+++ b/raw-wiki-dump/GitRepositories%2Fcore%2Fplatform%2Fterasic_c5g
@@ -0,0 +1,39 @@
+{{{
+#!htmlcomment
+
+This page is maintained automatically by a script.  Don't modify this page by hand,
+your changes will just be overwritten the next time the script runs.  Talk to your
+Friendly Neighborhood Repository Maintainer if you need to change something here.
+
+}}}
+
+{{{
+#!html
+<h1>platform/terasic_c5g</h1>
+
+<p>Platform-specific files for the TerasIC C5G development board.</p>
+
+<h2>Introduction</h2>
+
+<p>This includes the Verilog top-level files and build systems for Terasic
+with a UART interface.</p>
+
+<h2>Status</h2>
+
+<p><strong><em>(2015-03-16)</em></strong>
+Reorganized. Built using Altera Quarus 14.1.</p>
+
+<p><strong><em>(2014-03-07)</em></strong>
+Initial version. Build using Altera Quarus 13.1.</p>
+
+<ul>
+<li>Cyclone 5 GX device</li>
+<li>2847 ALMs and</li>
+<li>3665 registers</li>
+<li>86 MHz</li>
+</ul>
+}}}
+
+[[RepositoryIndex(format=table,glob=core/platform/terasic_c5g)]]
+
+|| Clone `https://git.cryptech.is/core/platform/terasic_c5g.git` ||
-- 
cgit v1.2.3