``` #!htmlcomment This page is maintained automatically by a script. Don't modify this page by hand, your changes will just be overwritten the next time the script runs. Talk to your Friendly Neighborhood Repository Maintainer if you need to change something here. ``` ``` #!html
Verilog implementation of the eim interface used to connect FPGA cores to the Freescale i.MX6 CPU.
``` [[RepositoryIndex(format=table,glob=core/comm/eim)]] | Clone `https://git.cryptech.is/core/comm/eim.git` | |---|