From 13d0f55865f8b1b851ce1e84597b144c5fd41662 Mon Sep 17 00:00:00 2001
From: Rob Austein <sra@hactrn.net>
Date: Sun, 13 Sep 2020 23:15:43 +0000
Subject: GC

---
 .../GitRepositories%2Fuser%2Fsra%2Faes_merged.trac | 86 ----------------------
 1 file changed, 86 deletions(-)
 delete mode 100644 raw-wiki-dump/GitRepositories%2Fuser%2Fsra%2Faes_merged.trac

(limited to 'raw-wiki-dump/GitRepositories%2Fuser%2Fsra%2Faes_merged.trac')

diff --git a/raw-wiki-dump/GitRepositories%2Fuser%2Fsra%2Faes_merged.trac b/raw-wiki-dump/GitRepositories%2Fuser%2Fsra%2Faes_merged.trac
deleted file mode 100644
index 909a030..0000000
--- a/raw-wiki-dump/GitRepositories%2Fuser%2Fsra%2Faes_merged.trac
+++ /dev/null
@@ -1,86 +0,0 @@
-{{{
-#!htmlcomment
-
-This page is maintained automatically by a script.  Don't modify this page by hand,
-your changes will just be overwritten the next time the script runs.  Talk to your
-Friendly Neighborhood Repository Maintainer if you need to change something here.
-
-}}}
-
-{{{
-#!html
-<h1>aes_speed</h1>
-
-<p>Speed optimized Verilog implementation of the symmetric block cipher AES
-(Advanced Encryption Standard) as specified in the NIST document <a href="http://csrc.nist.gov/publications/fips/fips197/fips-197.pdf">FIPS
-197</a>.</p>
-
-<p>This core is modified version of the Cryptech AES core. Note that the
-name of the core modules are identical to that core. The purpose of this
-is to allow a drop-in replacement in Cryptech designs.</p>
-
-<h2>Status</h2>
-
-<p>Second round of optimizations done. Core similates correctly. Core has
-been implemented in FPGA, but not functionally tested in real HW.</p>
-
-<h2>Introduction</h2>
-
-<p>This implementation supports 128 and 256 bit keys. The
-implementation is iterative and process one 128 block at a time.</p>
-
-<p>The encipher and decipher block processing datapaths are separated and
-basically self contained given access to a set of round keys and a
-block. This makes it possible to hard wire either encipher or decipher
-and allow the build tools to optimize away the other functionality which
-will reduce the size to about 50%. For cipher modes such as CTR, GCM
-decryption in the AES core will never be used and thus the decipher
-block processing can be removed.</p>
-
-<p>The core has been equipped with 16 S-boxes for encipher and 16 Inverse
-S-boxes for decipher. This allows the core to perform the SubBytes and
-InverseSubBytes operations in the AES round functions in one cycle.</p>
-
-<p>The key expansion does not share S-boxes with the encipher datapath, so
-the total number of S-boxes is 40.</p>
-
-<h2>Performance comparison</h2>
-
-<p>Number of cycles for the old Cryptech AES core:</p>
-
-<ul>
-<li>AES-128 Encipher one block with key expansion: 57</li>
-<li>AES-256 Decipher one block with key expansion: 77</li>
-</ul>
-
-<p>Number of cycles for the Cryptech AES speed core:</p>
-
-<ul>
-<li>AES-128 Encipher one block with key expansion: 16</li>
-<li>AES-255 Decipher one block with key expansion: 20</li>
-</ul>
-
-<h2>Implementation comparison</h2>
-
-<p>Implementation results for Xilinx Artix7-t200.</p>
-
-<p>Old Cryptech AES core:</p>
-
-<ul>
-<li>2094 slices</li>
-<li>2854 regs</li>
-<li>114 MHz (8.76ns)</li>
-</ul>
-
-<p>Cryptec AES speed core:</p>
-
-<ul>
-<li>2112 slices</li>
-<li>2984 regs</li>
-<li>116 MHz. (8.62ns)</li>
-</ul>
-}}}
-
-[[RepositoryIndex(format=table,glob=user/sra/aes_merged)]]
-
-|| Clone `https://git.cryptech.is/user/sra/aes_merged.git` ||
-- 
cgit v1.2.3