1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
|
module modexpng_tdp_36k_x16_x32_wrapper_generic
(
clk, clk_bus,
ena, wea,
addra, dina, douta,
enb, regceb,
addrb, doutb
);
//
// Headers
//
`include "modexpng_parameters.vh"
//
// Ports
//
input clk;
input clk_bus;
input ena;
input wea;
input [BANK_ADDR_W + BUS_OP_ADDR_W -1:0] addra;
input [ BUS_DATA_W -1:0] dina;
output [ BUS_DATA_W -1:0] douta;
input enb;
input regceb;
input [BANK_ADDR_W + OP_ADDR_W -1:0] addrb;
output [ WORD_W -1:0] doutb;
//
// Memory
//
reg [BUS_DATA_W -1:0] mem[0:2**(BANK_ADDR_W+BUS_OP_ADDR_W)-1];
//
// Read-Write Port
//
reg [BUS_DATA_W -1:0] douta_reg;
assign douta = douta_reg;
always @(posedge clk_bus)
//
if (ena) begin
if (wea) mem[addra] <= dina;
douta_reg <= mem[addra];
end
//
// Read Port
//
reg [WORD_W -1:0] doutb_reg1;
reg [WORD_W -1:0] doutb_reg2;
assign doutb = doutb_reg2;
wire [BUS_DATA_W -1:0] mem_addrb = mem[addrb[BANK_ADDR_W + OP_ADDR_W -1:1]];
wire [ WORD_W -1:0] mem_addrb_msb = mem_addrb[ BUS_DATA_W -1:WORD_W];
wire [ WORD_W -1:0] mem_addrb_lsb = mem_addrb[ WORD_W -1: 0];
always @(posedge clk)
//
if (enb)
doutb_reg1 <= addrb[0] ? mem_addrb_msb : mem_addrb_lsb;
always @(posedge clk)
//
if (regceb)
doutb_reg2 <= doutb_reg1;
/*
//
// BRAM_TDP_MACRO
//
BRAM_TDP_MACRO #
(
.DEVICE ("7SERIES"),
.BRAM_SIZE ("36Kb"),
.WRITE_WIDTH_A (BUS_DATA_W),
.READ_WIDTH_A (BUS_DATA_W),
.WRITE_WIDTH_B (WORD_W),
.READ_WIDTH_B (WORD_W),
.DOA_REG (0),
.DOB_REG (1),
.WRITE_MODE_A ("READ_FIRST"),
.WRITE_MODE_B ("READ_FIRST"),
.SRVAL_A (36'h000000000),
.SRVAL_B (36'h000000000),
.INIT_A (36'h000000000),
.INIT_B (36'h000000000),
.INIT_FILE ("NONE"),
.SIM_COLLISION_CHECK ("NONE")
)
BRAM_TDP_MACRO_inst
(
.RSTA (1'b0),
.RSTB (1'b0),
.CLKA (clk_bus),
.ENA (ena),
.REGCEA (1'b0),
.WEA ({4{wea}}),
.ADDRA (addra),
.DIA (dina),
.DOA (douta),
.CLKB (clk),
.ENB (enb),
.REGCEB (regceb),
.WEB ({2{1'b0}}),
.ADDRB (addrb),
.DIB ({WORD_W{1'b0}}),
.DOB (doutb)
);
*/
endmodule
|
