summaryrefslogtreecommitdiff
path: root/KiCAD/rev02_11.sch-bak
diff options
context:
space:
mode:
authorPavel V. Shatov (Meister) <meisterpaul1@yandex.ru>2020-09-23 15:08:34 +0300
committerPavel V. Shatov (Meister) <meisterpaul1@yandex.ru>2020-09-23 15:08:34 +0300
commit5cb9ec5d10ae921a9778b18637ba76a9e2a3692b (patch)
tree70fd11411fd8f8ff4577f07b78dbead1b42de52e /KiCAD/rev02_11.sch-bak
parent693bf69db8602e690d9244f8a7547bbef28183b5 (diff)
Started editing the design. So far removed the old MKM component.
Diffstat (limited to 'KiCAD/rev02_11.sch-bak')
-rw-r--r--KiCAD/rev02_11.sch-bak44
1 files changed, 1 insertions, 43 deletions
diff --git a/KiCAD/rev02_11.sch-bak b/KiCAD/rev02_11.sch-bak
index 752e83f..6b15b0c 100644
--- a/KiCAD/rev02_11.sch-bak
+++ b/KiCAD/rev02_11.sch-bak
@@ -3,7 +3,7 @@ EELAYER 30 0
EELAYER END
$Descr B 17000 11000
encoding utf-8
-Sheet 13 27
+Sheet 12 27
Title "rev02_11"
Date "15 10 2016"
Rev ""
@@ -316,44 +316,6 @@ Wire Wire Line
Wire Wire Line
12800 4400 12800 4500
Wire Wire Line
- 3900 5000 3070 5000
-Text GLabel 3070 5000 0 48 Output ~ 0
-MKM_CONTROL_AVR_ENA
-Wire Wire Line
- 9700 5300 8500 5300
-Wire Wire Line
- 9700 5300 9700 6100
-Wire Wire Line
- 10100 6100 9700 6100
-Wire Wire Line
- 8500 5300 8300 5300
-Text GLabel 8440 5300 2 48 Output ~ 0
-MKM_AVR_SCK
-Wire Wire Line
- 3900 4900 3070 4900
-Text GLabel 3070 4900 0 48 Output ~ 0
-MKM_AVR_CS_N
-Wire Wire Line
- 8700 5000 8300 5000
-Wire Wire Line
- 11100 5000 8700 5000
-Wire Wire Line
- 11100 5000 11100 6100
-Wire Wire Line
- 11100 6100 10800 6100
-Text GLabel 8440 5000 2 48 Output ~ 0
-MKM_AVR_MOSI
-Wire Wire Line
- 10100 6000 9800 6000
-Wire Wire Line
- 9800 5100 9800 6000
-Wire Wire Line
- 9800 5100 8600 5100
-Wire Wire Line
- 8600 5100 8300 5100
-Text GLabel 8440 5100 2 48 Input ~ 0
-MKM_AVR_MISO
-Wire Wire Line
13900 8700 13600 8700
Wire Wire Line
13200 8700 12610 8700
@@ -498,10 +460,6 @@ Wire Wire Line
12800 6500 12800 6800
Connection ~ 12800 6500
Wire Wire Line
- 3900 5100 3070 5100
-Text GLabel 3070 5100 0 48 Output ~ 0
-MKM_CONTROL_FPGA_DIS
-Wire Wire Line
3900 5500 3170 5500
Text GLabel 3170 5500 0 48 BiDi ~ 0
AVR_GPIO_ARM_2