From 038eb4f4f4e5ca2cf6ad80e02091df0a34e6bde3 Mon Sep 17 00:00:00 2001 From: =?UTF-8?q?Joachim=20Stro=CC=88mbergson?= Date: Tue, 13 Nov 2018 13:42:16 +0100 Subject: Adding README that describes the purpose of the dir and how to get the vendor specific memory model we need here. --- src/tech/README.md | 14 ++++++++++++++ 1 file changed, 14 insertions(+) create mode 100644 src/tech/README.md (limited to 'src/tech') diff --git a/src/tech/README.md b/src/tech/README.md new file mode 100644 index 0000000..0e04542 --- /dev/null +++ b/src/tech/README.md @@ -0,0 +1,14 @@ +README.md +========= +This dir is where the vendor specific Verilog memory model should be +stored. + +The memory used is the [Microchip +23K640](https://www.microchip.com/wwwproducts/en/23A640) a 64kbit, +SPI-connected serial SRAM. + +The Verilog memory model can be downloaded from that webpage or [by +clicking on this link](http://ww1.microchip.com/downloads/en/DeviceDoc/23x640_Verilog_Model.zip). + +Download and unzip the file in this directory. This should produce two +files, 23A640.v and 23K640.v. The one needed for simulation is 23K640.v -- cgit v1.2.3