From 7c52a3180cd8a6538841328ad83e435a7035e5b2 Mon Sep 17 00:00:00 2001 From: =?UTF-8?q?Joachim=20Stro=CC=88mbergson?= Date: Thu, 4 Dec 2014 12:42:32 +0100 Subject: Adjusted address bits and widths. --- src/rtl/coretest_trng.v | 8 ++++---- 1 file changed, 4 insertions(+), 4 deletions(-) (limited to 'src/rtl/coretest_trng.v') diff --git a/src/rtl/coretest_trng.v b/src/rtl/coretest_trng.v index 826506f..a935f4e 100644 --- a/src/rtl/coretest_trng.v +++ b/src/rtl/coretest_trng.v @@ -57,8 +57,8 @@ module coretest_trng( //---------------------------------------------------------------- // Internal constant and parameter definitions. //---------------------------------------------------------------- - parameter I2C_ADDR_PREFIX = 8'h00; - parameter TRNG_ADDR_PREFIX = 8'h20; + parameter I2C_ADDR_PREFIX = 4'h0; + parameter TRNG_ADDR_PREFIX = 4'h2; //---------------------------------------------------------------- @@ -205,7 +205,7 @@ module coretest_trng( trng_write_data = 32'h00000000; - case (coretest_address[15 : 8]) + case (coretest_address[15 : 12]) I2C_ADDR_PREFIX: begin i2c_cs = coretest_cs; @@ -220,7 +220,7 @@ module coretest_trng( begin trng_cs = coretest_cs; trng_we = coretest_we; - trng_address = coretest_address[7 : 0]; + trng_address = coretest_address[11 : 0]; trng_write_data = coretest_write_data; coretest_read_data = trng_read_data; coretest_error = trng_error; -- cgit v1.2.3