1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
|
//------------------------------------------------------------------------------
// novena-eim.h
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
// Defined Values
//------------------------------------------------------------------------------
#define MEMORY_DEVICE "/dev/mem"
//------------------------------------------------------------------------------
// IOMUXC Values
//------------------------------------------------------------------------------
#define IOMUXC_MUX_MODE_ALT0 0 // 000
#define IOMUXC_PAD_CTL_SRE_FAST 1 // 1
#define IOMUXC_PAD_CTL_DSE_33_OHM 7 // 111
#define IOMUXC_PAD_CTL_SPEED_MEDIUM_10 2 // 10
#define IOMUXC_PAD_CTL_ODE_DISABLED 0 // 0
#define IOMUXC_PAD_CTL_PKE_DISABLED 0 // 0
#define IOMUXC_PAD_CTL_PUE_PULL 1 // 1
#define IOMUXC_PAD_CTL_PUS_100K_OHM_PU 2 // 10
#define IOMUXC_PAD_CTL_HYS_DISABLED 0 // 0
//------------------------------------------------------------------------------
// CCM Values
//------------------------------------------------------------------------------
#define CCM_CGR_OFF 0 // 00
#define CCM_CGR_ON_EXCEPT_STOP 3 // 11
//------------------------------------------------------------------------------
// CPU Registers
//------------------------------------------------------------------------------
enum IMX6DQ_REGISTER_OFFSET
{
IOMUXC_SW_MUX_CTL_PAD_EIM_CS0_B = 0x020E00F8,
IOMUXC_SW_MUX_CTL_PAD_EIM_OE_B = 0x020E0100,
IOMUXC_SW_MUX_CTL_PAD_EIM_RW = 0x020E0104,
IOMUXC_SW_MUX_CTL_PAD_EIM_LBA_B = 0x020E0108,
IOMUXC_SW_MUX_CTL_PAD_EIM_AD00 = 0x020E0114,
IOMUXC_SW_MUX_CTL_PAD_EIM_AD01 = 0x020E0118,
IOMUXC_SW_MUX_CTL_PAD_EIM_AD02 = 0x020E011C,
IOMUXC_SW_MUX_CTL_PAD_EIM_AD03 = 0x020E0120,
IOMUXC_SW_MUX_CTL_PAD_EIM_AD04 = 0x020E0124,
IOMUXC_SW_MUX_CTL_PAD_EIM_AD05 = 0x020E0128,
IOMUXC_SW_MUX_CTL_PAD_EIM_AD06 = 0x020E012C,
IOMUXC_SW_MUX_CTL_PAD_EIM_AD07 = 0x020E0130,
IOMUXC_SW_MUX_CTL_PAD_EIM_AD08 = 0x020E0134,
IOMUXC_SW_MUX_CTL_PAD_EIM_AD09 = 0x020E0138,
IOMUXC_SW_MUX_CTL_PAD_EIM_AD10 = 0x020E013C,
IOMUXC_SW_MUX_CTL_PAD_EIM_AD11 = 0x020E0140,
IOMUXC_SW_MUX_CTL_PAD_EIM_AD12 = 0x020E0144,
IOMUXC_SW_MUX_CTL_PAD_EIM_AD13 = 0x020E0148,
IOMUXC_SW_MUX_CTL_PAD_EIM_AD14 = 0x020E014C,
IOMUXC_SW_MUX_CTL_PAD_EIM_AD15 = 0x020E0150,
IOMUXC_SW_MUX_CTL_PAD_EIM_WAIT_B = 0x020E0154,
IOMUXC_SW_MUX_CTL_PAD_EIM_BCLK = 0x020E0158,
IOMUXC_SW_PAD_CTL_PAD_EIM_CS0_B = 0x020E040C,
IOMUXC_SW_PAD_CTL_PAD_EIM_OE_B = 0x020E0414,
IOMUXC_SW_PAD_CTL_PAD_EIM_RW = 0x020E0418,
IOMUXC_SW_PAD_CTL_PAD_EIM_LBA_B = 0x020E041C,
IOMUXC_SW_PAD_CTL_PAD_EIM_AD00 = 0x020E0428,
IOMUXC_SW_PAD_CTL_PAD_EIM_AD01 = 0x020E042C,
IOMUXC_SW_PAD_CTL_PAD_EIM_AD02 = 0x020E0430,
IOMUXC_SW_PAD_CTL_PAD_EIM_AD03 = 0x020E0434,
IOMUXC_SW_PAD_CTL_PAD_EIM_AD04 = 0x020E0438,
IOMUXC_SW_PAD_CTL_PAD_EIM_AD05 = 0x020E043C,
IOMUXC_SW_PAD_CTL_PAD_EIM_AD06 = 0x020E0440,
IOMUXC_SW_PAD_CTL_PAD_EIM_AD07 = 0x020E0444,
IOMUXC_SW_PAD_CTL_PAD_EIM_AD08 = 0x020E0448,
IOMUXC_SW_PAD_CTL_PAD_EIM_AD09 = 0x020E044C,
IOMUXC_SW_PAD_CTL_PAD_EIM_AD10 = 0x020E0450,
IOMUXC_SW_PAD_CTL_PAD_EIM_AD11 = 0x020E0454,
IOMUXC_SW_PAD_CTL_PAD_EIM_AD12 = 0x020E0458,
IOMUXC_SW_PAD_CTL_PAD_EIM_AD13 = 0x020E045C,
IOMUXC_SW_PAD_CTL_PAD_EIM_AD14 = 0x020E0460,
IOMUXC_SW_PAD_CTL_PAD_EIM_AD15 = 0x020E0464,
IOMUXC_SW_PAD_CTL_PAD_EIM_WAIT_B = 0x020E0468,
IOMUXC_SW_PAD_CTL_PAD_EIM_BCLK = 0x020E046C,
CCM_CCGR6 = 0x020C4080,
EIM_CS0GCR1 = 0x021B8000,
EIM_CS0GCR2 = 0x021B8004,
EIM_CS0RCR1 = 0x021B8008,
EIM_CS0RCR2 = 0x021B800C,
EIM_CS0WCR1 = 0x021B8010,
EIM_CS0WCR2 = 0x021B8014,
EIM_WCR = 0x021B8090,
EIM_WIAR = 0x021B8094,
EIM_EAR = 0x021B8098,
EIM_BASE_ADDR = 0x08000000
};
//------------------------------------------------------------------------------
struct IOMUXC_SW_MUX_CTL_PAD_EIM
//------------------------------------------------------------------------------
{
uint32_t mux_mode : 3;
uint32_t reserved_3 : 1;
uint32_t sion : 1;
uint32_t reserved_31_5 : 27;
};
//------------------------------------------------------------------------------
struct IOMUXC_SW_PAD_CTL_PAD_EIM
//------------------------------------------------------------------------------
{
uint32_t sre : 1;
uint32_t reserved_2_1 : 2;
uint32_t dse : 3;
uint32_t speed : 2;
uint32_t reserved_10_8 : 3;
uint32_t ode : 1;
uint32_t pke : 1;
uint32_t pue : 1;
uint32_t pus : 2;
uint32_t hys : 1;
uint32_t reserved_31_17 : 15;
};
//------------------------------------------------------------------------------
struct CCM_CCGR6
//------------------------------------------------------------------------------
{
uint32_t cg0_usboh3 : 2;
uint32_t cg1_usdhc1 : 2;
uint32_t cg2_usdhc2 : 2;
uint32_t cg3_usdhc3 : 2;
uint32_t cg3_usdhc4 : 2;
uint32_t cg5_eim_slow : 2;
uint32_t cg6_vdoaxiclk : 2;
uint32_t cg7_vpu : 2;
uint32_t cg8_reserved : 2;
uint32_t cg9_reserved : 2;
uint32_t cg10_reserved : 2;
uint32_t cg11_reserved : 2;
uint32_t cg12_reserved : 2;
uint32_t cg13_reserved : 2;
uint32_t cg14_reserved : 2;
uint32_t cg15_reserved : 2;
};
//------------------------------------------------------------------------------
struct EIM_CS_GCR1
//------------------------------------------------------------------------------
{
uint32_t csen : 1;
uint32_t swr : 1;
uint32_t srd : 1;
uint32_t mum : 1;
uint32_t wfl : 1;
uint32_t rfl : 1;
uint32_t cre : 1;
uint32_t crep : 1;
uint32_t bl : 3;
uint32_t wc : 1;
uint32_t bcd : 2;
uint32_t bcs : 2;
uint32_t dsz : 3;
uint32_t sp : 1;
uint32_t csrec : 3;
uint32_t aus : 1;
uint32_t gbc : 3;
uint32_t wp : 1;
uint32_t psz : 4;
};
//------------------------------------------------------------------------------
struct EIM_CS_GCR2
//------------------------------------------------------------------------------
{
uint32_t adh : 2;
uint32_t reserved_3_2 : 2;
uint32_t daps : 4;
uint32_t dae : 1;
uint32_t dap : 1;
uint32_t reserved_11_10 : 2;
uint32_t mux16_byp_grant : 1;
uint32_t reserved_31_13 : 19;
};
//------------------------------------------------------------------------------
struct EIM_CS_RCR1
//------------------------------------------------------------------------------
{
uint32_t rcsn : 3;
uint32_t reserved_3 : 1;
uint32_t rcsa : 3;
uint32_t reserved_7 : 1;
uint32_t oen : 3;
uint32_t reserved_11 : 1;
uint32_t oea : 3;
uint32_t reserved_15 : 1;
uint32_t radvn : 3;
uint32_t ral : 1;
uint32_t radva : 3;
uint32_t reserved_23 : 1;
uint32_t rwsc : 6;
uint32_t reserved_31_30 : 2;
};
//------------------------------------------------------------------------------
struct EIM_CS_RCR2
//------------------------------------------------------------------------------
{
uint32_t rben : 3;
uint32_t rbe : 1;
uint32_t rbea : 3;
uint32_t reserved_7 : 1;
uint32_t rl : 2;
uint32_t reserved_11_10 : 2;
uint32_t pat : 3;
uint32_t apr : 1;
uint32_t reserved_31_16 : 16;
};
//------------------------------------------------------------------------------
struct EIM_CS_WCR1
//------------------------------------------------------------------------------
{
uint32_t wcsn : 3;
uint32_t wcsa : 3;
uint32_t wen : 3;
uint32_t wea : 3;
uint32_t wben : 3;
uint32_t wbea : 3;
uint32_t wadvn : 3;
uint32_t wadva : 3;
uint32_t wwsc : 6;
uint32_t wbed : 1;
uint32_t wal : 1;
};
//------------------------------------------------------------------------------
struct EIM_CS_WCR2
//------------------------------------------------------------------------------
{
uint32_t wbcdd : 1;
uint32_t reserved_31_1 : 31;
};
//------------------------------------------------------------------------------
struct EIM_WCR
//------------------------------------------------------------------------------
{
uint32_t bcm : 1;
uint32_t gbcd : 2;
uint32_t reserved_3 : 1;
uint32_t inten : 1;
uint32_t intpol : 1;
uint32_t reserved_7_6 : 2;
uint32_t wdog_en : 1;
uint32_t wdog_limit : 2;
uint32_t reserved_31_11 : 21;
};
//------------------------------------------------------------------------------
struct EIM_WIAR
//------------------------------------------------------------------------------
{
uint32_t ips_req : 1;
uint32_t ips_ack : 1;
uint32_t irq : 1;
uint32_t errst : 1;
uint32_t aclk_en : 1;
uint32_t reserved_31_5 : 27;
};
//------------------------------------------------------------------------------
struct EIM_EAR
//------------------------------------------------------------------------------
{
uint32_t error_addr : 32;
};
//------------------------------------------------------------------------------
// Prototypes
//------------------------------------------------------------------------------
int eim_setup ();
void eim_write_32 (off_t, uint32_t *);
void eim_read_32 (off_t, uint32_t *);
void _eim_setup_iomuxc ();
void _eim_setup_ccm ();
void _eim_setup_eim ();
void _eim_cleanup ();
off_t _eim_calc_offset (off_t);
void _eim_remap_mem (off_t);
//------------------------------------------------------------------------------
// End-of-File
//------------------------------------------------------------------------------
|
