blob: aa5aeb4b56a0629bcfe83f7d91d06b4ef66f66ad (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
|
project = novena_baseline_top
vendor = xilinx
family = spartan6
part = xc6slx45csg324-3
top_module = novena_baseline_top
isedir = /opt/Xilinx/14.7/ISE_DS
xil_env = . $(isedir)/settings64.sh
vfiles = \
../src/verilog/novena_baseline_top.v \
../src/verilog/novena_clkmgr.v \
../src/verilog/cdc_bus_pulse.v \
../src/verilog/eim_arbiter.v \
../src/verilog/demo_adder.v \
../src/verilog/eim_da_phy.v \
../src/verilog/eim_arbiter_cdc.v \
../src/verilog/core_selector.v \
../src/testbench/tb_demo_adder.v \
../src/verilog/eim_indicator.v \
../src/ipcore/clkmgr_dcm.v
include xilinx.mk
|
