test/novena_base - Cryptech Novena FPGA baseline

Age	Commit message (Expand)	Author
2015-03-13	Fixed names for core selector to follow the form of the selectors for rng and...trng	Joachim Strömbergson
2015-03-13	(1) First attempt at connecting the rng core into the novena. (2) Fixed minor...	Joachim Strömbergson
2015-02-12	Merge branch 'coretest_hashes' of git.cryptech.is:test/novena_base into master	Paul Selkirk
2015-02-10	Reformat verilog code for readability.	Paul Selkirk
2015-02-10	First stage of integration cleanup.	Paul Selkirk
2015-02-10	Updates from Pavel with new mux.	Paul Selkirk
2015-02-06	Adding ports for the core selector to include Cryptech ports. Moving the Cryp...	Joachim Strömbergson
2015-02-06	Made sure that we name the ports the same as in the ucf.	Joachim Strömbergson
2015-02-06	Adding a bit of test logic to see that the noise board is properly connected.	Joachim Strömbergson
2015-02-05	add all SHA cores (hello coretest_hashes)	Paul Selkirk
2015-02-03	(1) Updated core selector with logic to connect sha256. (2) Adding test sw th...	Joachim Strömbergson
2015-02-03	More attempts at getting the addresss decoder to work...	Joachim Strömbergson
2015-02-02	Passes build without any warnings.	Joachim Strömbergson
2015-02-02	Added real prefix detection of sha255 core.	Joachim Strömbergson
2015-02-02	Changed core_selector to instead use the cryptech sha256 core.	Joachim Strömbergson
2015-02-02	Changing to Verilog 2001 style interface. Changed port names to not have inpo...	Joachim Strömbergson
2015-02-01	Changed to Verilog 2001 interface. Added ports for Cryptech avalanche noise b...	Joachim Strömbergson
2015-02-01	Added proper file headers to all verilog source files.	Joachim Strömbergson
2015-02-01	Removed trailing whitespace and ^M.	Joachim Strömbergson
2015-01-31	Adding all main hw source files and constraints.	Joachim Strömbergson