test/novena_base - Cryptech Novena FPGA baseline

Age	Commit message (Expand)	Author
2015-02-02	Changed core_selector to instead use the cryptech sha256 core.	Joachim Strömbergson
2015-02-02	Changing to Verilog 2001 style interface. Changed port names to not have inpo...	Joachim Strömbergson
2015-02-01	Changed to Verilog 2001 interface. Added ports for Cryptech avalanche noise b...	Joachim Strömbergson
2015-02-01	Added header with license and info to the constraint file.	Joachim Strömbergson
2015-02-01	Updated README with more info about the base.	Joachim Strömbergson
2015-02-01	Changed file type.	Joachim Strömbergson
2015-02-01	Added proper file headers to all verilog source files.	Joachim Strömbergson
2015-02-01	Removed trailing whitespace and ^M.	Joachim Strömbergson
2015-02-01	Updated the dcm to generate sys_clk at 50 MHz. Added Pavels project files.	Joachim Strömbergson
2015-02-01	Removed trailing whitespace and DOS ^M.	Joachim Strömbergson
2015-01-31	Adding license for the project.	Joachim Strömbergson
2015-01-31	Adding all main hw source files and constraints.	Joachim Strömbergson
2015-01-31	Removed exe bit on source files.	Joachim Strömbergson
2015-01-31	Adding initial version of the sw parts of the baseline.	Joachim Strömbergson
2015-01-31	Adding documentation.	Joachim Strömbergson
2015-01-31	Adding readme to explain the contents of the new repo.	Joachim Strömbergson