aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
-rw-r--r--sw/test-sha256/test-sha256.c181
1 files changed, 106 insertions, 75 deletions
diff --git a/sw/test-sha256/test-sha256.c b/sw/test-sha256/test-sha256.c
index 9f7b331..bc3190c 100644
--- a/sw/test-sha256/test-sha256.c
+++ b/sw/test-sha256/test-sha256.c
@@ -18,112 +18,135 @@
//------------------------------------------------------------------------------
// Defines
+//
+// Symbolic names for the SHA256 core API.
//------------------------------------------------------------------------------
#define SHA256_PREFIX (0x0000)
-#define SHA_BASE (EIM_BASE_ADDR + SHA256_PREFIX)
-
-#define DEMO_ADDER_BASE_ADDR (EIM_BASE_ADDR + 0x0000)
-#define DEMO_ADDER_X_REG (DEMO_ADDER_BASE_ADDR + 0)
-#define DEMO_ADDER_Y_REG (DEMO_ADDER_BASE_ADDR + 4)
+#define SHA256_BASE (EIM_BASE_ADDR + SHA256_PREFIX)
+
+#define ADDR_NAME0 (SHA256_BASE + (0x00 << 2))
+#define ADDR_NAME1 (SHA256_BASE + (0x01 << 2))
+#define ADDR_VERSION (SHA256_BASE + (0x02 << 2))
+
+#define ADDR_CTRL (SHA256_BASE + (0x08 << 2))
+#define CTRL_INIT_BIT 0
+#define CTRL_NEXT_BIT 1
+
+#define ADDR_STATUS (SHA256_BASE + (0x09 << 2))
+#define STATUS_READY_BIT 0
+#define STATUS_VALID_BIT 1
+
+#define ADDR_BLOCK0 (SHA256_BASE + (0x10 << 2))
+#define ADDR_BLOCK1 (SHA256_BASE + (0x11 << 2))
+#define ADDR_BLOCK2 (SHA256_BASE + (0x12 << 2))
+#define ADDR_BLOCK3 (SHA256_BASE + (0x13 << 2))
+#define ADDR_BLOCK4 (SHA256_BASE + (0x14 << 2))
+#define ADDR_BLOCK5 (SHA256_BASE + (0x15 << 2))
+#define ADDR_BLOCK6 (SHA256_BASE + (0x16 << 2))
+#define ADDR_BLOCK7 (SHA256_BASE + (0x17 << 2))
+#define ADDR_BLOCK8 (SHA256_BASE + (0x18 << 2))
+#define ADDR_BLOCK9 (SHA256_BASE + (0x19 << 2))
+#define ADDR_BLOCK10 (SHA256_BASE + (0x1a << 2))
+#define ADDR_BLOCK11 (SHA256_BASE + (0x1b << 2))
+#define ADDR_BLOCK12 (SHA256_BASE + (0x1c << 2))
+#define ADDR_BLOCK13 (SHA256_BASE + (0x1d << 2))
+#define ADDR_BLOCK14 (SHA256_BASE + (0x1e << 2))
+#define ADDR_BLOCK15 (SHA256_BASE + (0x1f << 2))
+
+#define ADDR_DIGEST0 (SHA256_BASE + (0x20 << 2))
+#define ADDR_DIGEST1 (SHA256_BASE + (0x21 << 2))
+#define ADDR_DIGEST2 (SHA256_BASE + (0x22 << 2))
+#define ADDR_DIGEST3 (SHA256_BASE + (0x23 << 2))
+#define ADDR_DIGEST4 (SHA256_BASE + (0x24 << 2))
+#define ADDR_DIGEST5 (SHA256_BASE + (0x25 << 2))
+#define ADDR_DIGEST6 (SHA256_BASE + (0x26 << 2))
+#define ADDR_DIGEST7 (SHA256_BASE + (0x27 << 2))
//------------------------------------------------------------------------------
-// Testing Parameters
//------------------------------------------------------------------------------
+uint32_t get_w32(uint32_t addr)
+{
+ unsigned int read_addr;
+ unsigned int read_data;
+ eim_read_32(read_addr, &read_data);
+
+ return read_data;
+}
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
-void test_regs()
+void test_single_block()
{
- unsigned int read_addr;
- unsigned int read_data;
- unsigned int write_addr;
- unsigned int write_data;
- unsigned int i;
+ uint32_t write_data;
+
+ write_data = 0x61626380;
+ eim_write_32(ADDR_BLOCK0, &write_data);
+ write_data = 0x00000000;
+ eim_write_32(ADDR_BLOCK1, &write_data);
+ eim_write_32(ADDR_BLOCK2, &write_data);
+ eim_write_32(ADDR_BLOCK3, &write_data);
+ eim_write_32(ADDR_BLOCK4, &write_data);
+ eim_write_32(ADDR_BLOCK5, &write_data);
+ eim_write_32(ADDR_BLOCK6, &write_data);
+ eim_write_32(ADDR_BLOCK7, &write_data);
+ eim_write_32(ADDR_BLOCK8, &write_data);
+ eim_write_32(ADDR_BLOCK9, &write_data);
+ eim_write_32(ADDR_BLOCK10, &write_data);
+ eim_write_32(ADDR_BLOCK11, &write_data);
+ eim_write_32(ADDR_BLOCK12, &write_data);
+ eim_write_32(ADDR_BLOCK13, &write_data);
+ eim_write_32(ADDR_BLOCK14, &write_data);
+ write_data = 0x00000018;
+ eim_write_32(ADDR_BLOCK15, &write_data);
-//
-// for (i = 0 ; i < 0x40000 ; i += 4) {
-// read_addr = EIM_BASE_ADDR + i;
-// eim_read_32(read_addr, &read_data);
-// printf("address 0x%08x = 0x%08x\n", read_addr, read_data);
-// }
-
- read_addr = DEMO_ADDER_X_REG;
- eim_read_32(read_addr, &read_data);
- printf("address 0x%08x = 0x%08x\n", read_addr, read_data);
+ write_data = 0x00000001;
+ eim_write_32(ADDR_CTRL, &write_data);
- read_addr = DEMO_ADDER_Y_REG;
- eim_read_32(read_addr, &read_data);
- printf("address 0x%08x = 0x%08x\n", read_addr, read_data);
+ printf("digest0 = 0x%08x\n", get_w32(ADDR_DIGEST0));
+ printf("digest1 = 0x%08x\n", get_w32(ADDR_DIGEST1));
+ printf("digest2 = 0x%08x\n", get_w32(ADDR_DIGEST2));
+ printf("digest3 = 0x%08x\n", get_w32(ADDR_DIGEST3));
+ printf("digest4 = 0x%08x\n", get_w32(ADDR_DIGEST4));
+ printf("digest5 = 0x%08x\n", get_w32(ADDR_DIGEST5));
+ printf("digest6 = 0x%08x\n", get_w32(ADDR_DIGEST6));
+ printf("digest7 = 0x%08x\n", get_w32(ADDR_DIGEST7));
- write_addr = DEMO_ADDER_Y_REG;
- write_data = 0xaa55aa55;
- eim_write_32(write_addr, &write_data);
+ // What we want to see:
+ // res0 = 256'hBA7816BF8F01CFEA414140DE5DAE2223B00361A396177A9CB410FF61F20015AD;
- read_addr = DEMO_ADDER_Y_REG;
- eim_read_32(read_addr, &read_data);
- printf("address 0x%08x = 0x%08x\n", read_addr, read_data);
}
//------------------------------------------------------------------------------
//------------------------------------------------------------------------------
-void test_sha256()
+void test_dual_block()
{
- unsigned int write_addr;
- unsigned int write_data;
- unsigned int read_addr;
- unsigned int read_data;
- int ok;
- unsigned int i;
+ // Dual block test vectors as specified by NIST.
+ // tc1_0 = 512'h6162636462636465636465666465666765666768666768696768696A68696A6B696A6B6C6A6B6C6D6B6C6D6E6C6D6E6F6D6E6F706E6F70718000000000000000;
+ // res1_0 = 256'h85E655D6417A17953363376A624CDE5C76E09589CAC5F811CC4B32C1F20E533A;
+ // tc1_1 = 512'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C0;
+ // res1_1 = 256'h248D6A61D20638B8E5C026930C3E6039A33CE45964FF2167F6ECEDD419DB06C1;
- // Dump register contents. See if we have the core.
- for (i = 0 ; i < 200 ; i += 4) {
- read_addr = SHA_BASE + i;
- eim_read_32(read_addr, &read_data);
- printf("address 0x%08x = 0x%08x\n", read_addr, read_data);
- }
-
- // Try to iniate block processing and then dump
- write_addr = SHA_BASE + 0x20;
- write_data = 0x00000001;
- eim_write_32(write_addr, &write_data);
- // Dump register contents. See if we have the core.
- for (i = 0 ; i < 200 ; i += 4) {
- read_addr = SHA_BASE + i;
- eim_read_32(read_addr, &read_data);
- printf("address 0x%08x = 0x%08x\n", read_addr, read_data);
- }
+}
- // Dump register contents. See if we have the core.
- for (i = 0 ; i < 200 ; i += 4) {
- read_addr = SHA_BASE + i;
- eim_read_32(read_addr, &read_data);
- printf("address 0x%08x = 0x%08x\n", read_addr, read_data);
- }
- // Dump register contents. See if we have the core.
- for (i = 0 ; i < 200 ; i += 4) {
- read_addr = SHA_BASE + i;
- eim_read_32(read_addr, &read_data);
- printf("address 0x%08x = 0x%08x\n", read_addr, read_data);
- }
+//------------------------------------------------------------------------------
+//------------------------------------------------------------------------------
+void test_sha256()
+{
+ uint32_t i;
- // Dump register contents. See if we have the core.
- for (i = 0 ; i < 200 ; i += 4) {
- read_addr = SHA_BASE + i;
- eim_read_32(read_addr, &read_data);
- printf("address 0x%08x = 0x%08x\n", read_addr, read_data);
- }
+ test_single_block();
}
+
//------------------------------------------------------------------------------
-// main()
//------------------------------------------------------------------------------
-int main()
+int config_eim()
{
int ok;
unsigned int i;
@@ -139,6 +162,14 @@ int main()
printf("EIM Setup ok.\n");
}
+}
+
+//------------------------------------------------------------------------------
+// main()
+//------------------------------------------------------------------------------
+int main()
+{
+ config_eim();
test_sha256();
return 0;