Updates from Pavel with new mux.

1. EIM arbiter was updated to take advantage of 3 additional address
lines, that bunnie routed from the CPU to the FPGA. Now we have 19 address
lines instead of 16, that means 19-2=17 effective bits when using 32-bit
access.

2. In the doc directory there's a draft version of current EIM memory map.

3. I've figured out why you guys could not use read and write signals from
the arbiter the way they were supposed to be used. I was wrong when I
expected Joachim's cores to have registered outputs. They have a
combinatorial output in fact. EIM arbiter's minimum latency is 1 cycle, so
we have to register data coming out of cores. I've added these three lines
to every core wrapper (sha1.v, sha256.v and sha512.v):
  reg [31 : 0]   tmp_read_data_reg;
  always @(posedge clk) tmp_read_data_reg <= tmp_read_data;
  assign read_data = tmp_read_data_reg;

4. Joachim told me, that we are going to have different types of cores
(HASH, RNG, CIPHER and so on), so I redesigned EIM multiplexor to have
separate modules for every core type. RNG and CIPHER selectors right now
are just templates with some dummy registers. Here is what was modified in
the HASH multiplexor:

4a. Core number 0 was added. It is not an actual HASH core, but a set of
global (board-level) registers. I've added three registers so far: board
type, bitstream version and one writeable dummy general-purpose register.

4b. Core instantiation was made conditional to allow selecting of what
cores to actually implement. We can have a project that offers a large
number of cores, so people can disable unnecessary cores to speed up
compile time and to save some slices for something else.

4c. I have disconnected .error() output from cores. As far as I understand
it gets asserted when some non-existent register is being addressed. In
most projects that I've seen writes to empty regions of memory are
discarded and reads return zeroes. If you really need this kind of error
checking, please re-connect this output as needed.

4d. core_selector.v has an instruction on how to add new HASH cores to our
design.

5. TC11() was added to hash_tester.c to check that we can read global
board-level registers and that we have access to segments other than
HASH. The last check reads dummy registers from RNG and CIPHER segments
(which are just templates now), this effectively tests the 3 new added
address bits.

1 files changed, 114 insertions, 0 deletions

diff --git a/rtl/src/verilog/rng_selector.v b/rtl/src/verilog/rng_selector.v
new file mode 100644
index 0000000..7a1fe7c
--- /dev/null
+++ b/rtl/src/verilog/rng_selector.v
@@ -0,0 +1,114 @@
+//======================================================================
+//
+// rng_selector.v
+// -----------------
+// Top level wrapper that creates the Cryptech coretest system.
+// The wrapper contains instances of external interface, coretest
+// and the core to be tested. And if more than one core is
+// present the wrapper also includes address and data muxes.
+//
+//
+// Authors: Joachim Strombergson, Paul Selkirk, Pavel Shatov
+// Copyright (c) 2014-2015, NORDUnet A/S All rights reserved.
+// 
+// Redistribution and use in source and binary forms, with or without
+// modification, are permitted provided that the following conditions are
+// met:
+// - Redistributions of source code must retain the above copyright notice,
+//   this list of conditions and the following disclaimer.
+//
+// - Redistributions in binary form must reproduce the above copyright
+//   notice, this list of conditions and the following disclaimer in the
+//   documentation and/or other materials provided with the distribution.
+//
+// - Neither the name of the NORDUnet nor the names of its contributors may
+//   be used to endorse or promote products derived from this software
+//   without specific prior written permission.
+//
+// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS
+// IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
+// TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
+// PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
+// HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
+// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED
+// TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
+// PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
+// LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
+// NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
+// SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+//
+//======================================================================
+
+module rng_selector
+        (
+         input wire           sys_clk,
+         input wire           sys_rst,

+			input wire				sys_ena,
+
+         input wire [13: 0]   sys_eim_addr,
+         input wire           sys_eim_wr,
+         input wire           sys_eim_rd,
+         output wire [31 : 0] sys_read_data,
+         input wire [31 : 0]  sys_write_data
+        );
+

+	

+		//

+		// Output Register

+		//

+	reg	[31: 0]	tmp_read_data;

+	assign sys_read_data = tmp_read_data;

+	

+

+		/* So far we have no RNG cores, let's make some dummy 32-bit registers here

+		 * to prevent ISE from complaining that we don't use input ports.

+		 */

+	 

+	reg	[31: 0]	reg_dummy_first;

+	reg	[31: 0]	reg_dummy_second;

+	reg	[31: 0]	reg_dummy_third;

+	

+	always @(posedge sys_clk)
+		//
+		if (sys_rst) begin

+			reg_dummy_first	<= {8{4'hA}};

+			reg_dummy_second	<= {8{4'hB}};

+			reg_dummy_third	<= {8{4'hC}};
+		end else if (sys_ena) begin

+			//

+			if (sys_eim_wr) begin

+				//

+				// WRITE handler

+				//

+				case (sys_eim_addr)

+					14'd0:	reg_dummy_first	<= sys_write_data;

+					14'd1:	reg_dummy_second	<= sys_write_data;

+					14'd2:	reg_dummy_third	<= sys_write_data;

+				endcase

+				//

+			end

+			//

+			if (sys_eim_rd) begin

+				//

+				// READ handler

+				//

+				case (sys_eim_addr)

+					14'd0:		tmp_read_data	<= reg_dummy_first;

+					14'd1:		tmp_read_data	<= reg_dummy_second;

+					14'd2:		tmp_read_data	<= reg_dummy_third;
+					//

+					default:		tmp_read_data	<= {32{1'b0}};	// read non-existent locations as zeroes

+					/*
+               default:		tmp_read_data	<= {32{1'bX}};	// don't care what to read from non-existent locations

+					*/

+				endcase

+				//

+			end

+			//

+		end
+
+endmodule
+
+//======================================================================
+// EOF core_selector.v
+//======================================================================