aboutsummaryrefslogtreecommitdiff
path: root/slip_internal.h
blob: 4c36c31aed44965f9d22575e6f54d6b06bfcccf1 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
/*
 * slip_internal.h
 * ---------------
 * Send/recv data over a serial connection with SLIP framing
 *
 * Copyright (c) 2016, NORDUnet A/S All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are
 * met:
 * - Redistributions of source code must retain the above copyright notice,
 *   this list of conditions and the following disclaimer.
 *
 * - Redistributions in binary form must reproduce the above copyright
 *   notice, this list of conditions and the following disclaimer in the
 *   documentation and/or other materials provided with the distribution.
 *
 * - Neither the name of the NORDUnet nor the names of its contributors may
 *   be used to endorse or promote products derived from this software
 *   without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS
 * IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
 * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
 * PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 * HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED
 * TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
 * PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
 * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
 * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
 * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

#ifndef _HAL_SLIP_INTERNAL_H
#define _HAL_SLIP_INTERNAL_H

#include "hal_internal.h"

/* Defined in slip.c - send/recv serial data with SLIP framing.
 */
extern hal_error_t hal_slip_send_char(const uint8_t c);
extern hal_error_t hal_slip_send(const uint8_t * const buf, const size_t len);
extern hal_error_t hal_slip_recv_char(uint8_t * const buf, size_t * const len, const size_t maxlen, int * const complete);
extern hal_error_t hal_slip_recv(uint8_t * const buf, size_t * const len, const size_t maxlen);

/* Defined in rpc_serial.c - send/recv one byte over a serial connection.
 */
extern hal_error_t hal_serial_send_char(const uint8_t c);
extern hal_error_t hal_serial_recv_char(uint8_t * const c);

#ifndef STM32F4XX
extern hal_error_t hal_serial_init(const char * const device, const uint32_t speed);
extern hal_error_t hal_serial_close(void);
extern int hal_serial_get_fd(void);
#endif

#endif /* _HAL_SLIP_INTERNAL_H */
"> // // DCM // wire dcm_reset; // dcm reset wire dcm_locked; // output clock valid wire gclk_missing; // no input clock clkmgr_dcm dcm ( .CLK_IN1(gclk), .RESET(dcm_reset), .INPUT_CLK_STOPPED(gclk_missing), .CLK_OUT1(sys_clk), .CLK_VALID(dcm_locked) ); // // DCM Reset Logic // /* DCM should be reset on power-up, when input clock is stopped or when the * CPU gets reset. */ reg [15: 0] dcm_rst_shreg = {16{1'b1}}; // 16-bit shift register always @(posedge gclk or negedge reset_mcu_b or posedge gclk_missing) // if ((reset_mcu_b == 1'b0) || (gclk_missing == 1'b1)) dcm_rst_shreg <= {16{1'b1}}; else dcm_rst_shreg <= {dcm_rst_shreg[14:0], 1'b0}; assign dcm_reset = dcm_rst_shreg[15]; // // System Reset Logic // /* System reset is asserted for 16 cycles whenever DCM aquires lock. */ reg [15: 0] sys_rst_shreg = {16{1'b1}}; // 16-bit shift register always @(posedge sys_clk or negedge reset_mcu_b or posedge gclk_missing or negedge dcm_locked) // if ((reset_mcu_b == 1'b0) || (gclk_missing == 1'b1) || (dcm_locked == 1'b0)) sys_rst_shreg <= {16{1'b1}}; else if (dcm_locked == 1'b1) sys_rst_shreg <= {sys_rst_shreg[14:0], 1'b0}; assign sys_rst = sys_rst_shreg[15]; endmodule //====================================================================== // EOF novena_clkmgr.v //======================================================================