CC=arm-none-eabi-gcc AR=arm-none-eabi-ar ########################################### vpath %.c STM32F4xx_HAL_Driver/Src # Default STDPERIPH_SETTINGS to settings suitable for STM32F429BIT6 (dev-bridge rev01) #STDPERIPH_SETTINGS ?= -DUSE_STDPERIPH_DRIVER -DSTM32F4XX -DSTM32F429xx #CFLAGS += -ggdb -O2 -Wall -Wextra -Warray-bounds #CFLAGS += -mcpu=cortex-m4 -mthumb -mlittle-endian -mthumb-interwork #CFLAGS += -mfloat-abi=hard -mfpu=fpv4-sp-d16 #CFLAGS += -ICMSIS/Include -ICMSIS/Device/ST/STM32F4xx/Include -ISTM32F4xx_HAL_Driver/Inc #CFLAGS += $(STDPERIPH_SETTINGS) SRCS = stm32f4xx_hal.c stm32f4xx_hal_msp_template.c \ stm32f4xx_hal_adc.c stm32f4xx_hal_nand.c \ stm32f4xx_hal_adc_ex.c stm32f4xx_hal_nor.c \ stm32f4xx_hal_can.c stm32f4xx_hal_pccard.c \ stm32f4xx_hal_cortex.c stm32f4xx_hal_pcd.c \ stm32f4xx_hal_crc.c stm32f4xx_hal_pwr.c \ stm32f4xx_hal_cryp.c stm32f4xx_hal_pwr_ex.c \ stm32f4xx_hal_cryp_ex.c stm32f4xx_hal_rcc.c \ stm32f4xx_hal_dac.c stm32f4xx_hal_rcc_ex.c \ stm32f4xx_hal_dac_ex.c stm32f4xx_hal_rng.c \ stm32f4xx_hal_dcmi.c stm32f4xx_hal_rtc.c \ stm32f4xx_hal_dma.c stm32f4xx_hal_rtc_ex.c \ stm32f4xx_hal_dma2d.c stm32f4xx_hal_sai.c \ stm32f4xx_hal_dma_ex.c stm32f4xx_hal_sd.c \ stm32f4xx_hal_eth.c stm32f4xx_hal_sdram.c \ stm32f4xx_hal_flash.c stm32f4xx_hal_smartcard.c \ stm32f4xx_hal_flash_ex.c stm32f4xx_hal_spi.c \ stm32f4xx_hal_gpio.c stm32f4xx_hal_sram.c \ stm32f4xx_hal_hash.c stm32f4xx_hal_tim.c \ stm32f4xx_hal_hash_ex.c stm32f4xx_hal_tim_ex.c \ stm32f4xx_hal_hcd.c stm32f4xx_hal_uart.c \ stm32f4xx_hal_i2c.c stm32f4xx_hal_usart.c \ stm32f4xx_hal_i2c_ex.c stm32f4xx_hal_wwdg.c \ stm32f4xx_hal_i2s.c stm32f4xx_ll_fmc.c \ stm32f4xx_hal_i2s_ex.c stm32f4xx_ll_fsmc.c \ stm32f4xx_hal_irda.c stm32f4xx_ll_sdmmc.c \ stm32f4xx_hal_iwdg.c stm32f4xx_ll_usb.c \ stm32f4xx_hal_ltdc.c \ stm32f4xx_hal_cec.c stm32f4xx_hal_dcmi_ex.c \ stm32f4xx_hal_fmpi2c.c stm32f4xx_hal_fmpi2c_ex.c \ stm32f4xx_hal_qspi.c stm32f4xx_hal_sai_ex.c \ stm32f4xx_hal_spdifrx.c OBJS = $(SRCS:.c=.o) .PHONY: libstmf4.a all: libstmf4.a %.o : %.c $(CC) $(CFLAGS) -c -o $@ $^ libstmf4.a: $(OBJS) $(AR) -r $@ $(OBJS) clean: rm -f $(OBJS) libstmf4.a bhal/log/utils/load_novena_fpga'>
path: root/utils/load_novena_fpga
blob: eae938e00b222b6894b0b8e2f70cbc03a2617e99 (plain) (tree) 
94666f4




















53bff0b

94666f4



1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20

21

22
23
24




















                                                                       
                                  


                                           
#!/bin/sh -
# Voodoo to load a new bitstream image into the FPGA on a Novena PVT-1.

if test $# -ne 1 || test ! -f "$1"
then
    echo 1>&2 "usage: $0 bitstream-file"
    exit 1
fi

echo "Setting export of reset pin"
echo 135 > /sys/class/gpio/export

echo "Setting reset pin to out"
echo out > /sys/class/gpio/gpio135/direction

echo "Flipping reset"
echo 0 > /sys/class/gpio/gpio135/value
echo 1 > /sys/class/gpio/gpio135/value

echo "Configuring FPGA from $1"
dd if="$1" of=/dev/spidev2.0 bs=32

echo "Turning on clock to FPGA"
eim_peek_poke --write 0x020c8160 0x00000d2b
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-23 09:20:04 +0000