aboutsummaryrefslogtreecommitdiff
path: root/rtl
diff options
context:
space:
mode:
authorRob Austein <sra@hactrn.net>2015-07-04 00:30:01 -0400
committerRob Austein <sra@hactrn.net>2015-07-04 00:30:01 -0400
commitca9db6e9ccaa7497d918127f23f2e20dd389c5d1 (patch)
tree861064617627a329e78dd7a21fc3b6981ccba76e /rtl
parentea04b71ff14523ffcfc02eb43cf509e238807bef (diff)
Makefile copyrights and comment cleanup.
Diffstat (limited to 'rtl')
-rw-r--r--rtl/Makefile33
1 files changed, 33 insertions, 0 deletions
diff --git a/rtl/Makefile b/rtl/Makefile
index 79ebf76..e413b48 100644
--- a/rtl/Makefile
+++ b/rtl/Makefile
@@ -1,3 +1,36 @@
+# Makefile to build Debian package for Cryptech Novena PVT-1 FPGA
+# bitstream.
+#
+# Author: Rob Austein
+# Copyright (c) 2015, SUNET
+#
+# Redistribution and use in source and binary forms, with or
+# without modification, are permitted provided that the following
+# conditions are met:
+#
+# 1. Redistributions of source code must retain the above copyright
+# notice, this list of conditions and the following disclaimer.
+#
+# 2. Redistributions in binary form must reproduce the above copyright
+# notice, this list of conditions and the following disclaimer in
+# the documentation and/or other materials provided with the
+# distribution.
+#
+# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+# LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
+# FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
+# COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
+# INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
+# BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
+# LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+# CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
+# STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
+# ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF
+# ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+# Directory where we run Verilog synthesis
+
BUILD_DIR := core/platform/novena/eim/build
# This business of patching files that are under revision control