

Extra




open hardware




This page intentionally left blank


Main power input
18V DC




To mitigate component ageing in the avalanche noise circuit, this jumper can be used to decide if FPGA/ARM/None should be allowed to turn off the entropy source (default On through pull-up)



15V LDO powered from external 18V and supplying stable 15V to noise source




*) Intermediate Regulator: 18V -> 5V




*) $UCC_5V0 = 0.8V \times (1 + 6.3/1.21) = 4.965V$
 *) Current sharing not used
 *) SYNC is not used

Noise generator




AGND is connected to GND on the board using polygons (found no other good way) - not visible in schematics.

Amplifier




Digitizer







Add optocoupler as per Jacob's suggestion on tech@ 2015-07-24?

The suggestion is to add a fast optocoupler to really isolate AGND from GND.


As this appears to require a bigger digitizer, we are reluctant to add that for the Alpha.




TITLE: rev02	
Document Number:	REV:
Date: 19 Dec 2015 16:13:37	Sheet: 4/24



Keystore memory
This memory holds cryptographic keys
wrapped with master key in MKM.






Real Time Clock

i2c pull-ups, typically 10K for 100kHz

Micro SD card goes here

Look at Novena





DS_FT232H.pdf
6.1 USB Bus Powered Configuration
copy of reference circuit

Do we need more speed?
Joachim expressed that we might need a faster interconnect to the Alpha than the 12 Mbaud the FT232H can deliver in UART mode (in an e-mail to tech@ 2015-08-18).
An alternative is to connect all of the ADBUS (and more) to the ARM, and use one of the faster modes this chip supports (fastest: synchronous FT245 parallel FIFO at 40 Mbyte/s).
Enabling the faster modes requires the addition of an EEPROM that can be configured from the host (yuck) though.
This requirement also applies to using our own USB VID/PID.
XXX EEPROM for USB settings or not?


XXX EEPROM for USB settings or not?

Management access USB UART



DS_FT232H.pdf
6.1 USB Bus Powered Configuration
copy of reference circuit



XXX test this circuit






* Configuration Interface






XXX check with Joachim if it is enough that STM32 can rewrite FPGA config memory

- * Since VCCO is 3.3V, CFGBUS must be tied High.
- * Battery is not used
- * PROG_B is dedicated input -- can be driven by STM32 directly
- * INIT_B is bi-directional open-drain, must be driven with MOSFET to ground




rev02
19 Dec 2015 16:13:37
Sheet: 12/24


*> Transceivers [NOT USED]



*> XADC [NOT USED]



*> Temperature Sensor [NOT USED]





rev02

19 Dec 2015 16:13:37


Sheet: 13/24

Analog switch to boot FPGA from config memory, or from ARM

XXX this probably needs more HW support. FPGA is SPI master when booting from config memory, but should be SPI slave when being fed a bitstream from the ARM.



FPGA clock



rev02

19 Dec 2015 16:13:37

Sheet: 14/24

Drawing:

www.microbuilder.eu

1

2

3

4

5

6

*> Middle Right Bank

*> Upper Left Bank

U7B15

U7B35

VCCO_15 G19 UCCO_3V3
 VCCO_15 H16
 VCCO_15 J13 *> Completely unused banks
 VCCO_15 K20 still must be powered
 VCCO_15 L17
 VCCO_15 N21

VCCO_35 C1 UCCO_3V3
 VCCO_35 F2
 VCCO_35 H6 *> Completely unused banks
 VCCO_35 J3 still must be powered
 VCCO_35 M4
 VCCO_35 N1

IO_0_15 I16
 IO_L1P_T0_AD0P_15 H13
 IO_L1N_T0_AD0N_15 G13
 IO_L2P_T0_AD8P_15 G15
 IO_L2N_T0_AD8N_15 G16
 IO_L3P_T0_DQS_AD1P_15 J14
 IO_L3N_T0_DQS_AD1N_15 H14
 IO_L4P_T0_15 G17
 IO_L4N_T0_15 G18
 IO_L5P_T0_AD9P_15 J15
 IO_L5N_T0_AD9N_15 H15
 IO_L6P_T0_15 H17
 IO_L6N_T0_VREF_15 H18
 IO_L7P_T1_AD2P_15 J22
 IO_L7N_T1_AD2N_15 H22
 IO_L8P_T1_AD10P_15 H20
 IO_L8N_T1_AD10N_15 G20
 IO_L9P_T1_DQS_AD3P_15 K21
 IO_L9N_T1_DQS_AD3N_15 K22
 IO_L10P_T1_AD11P_15 M21
 IO_L10N_T1_AD11N_15 L21
 IO_L11P_T1_SRCC_15 J20
 IO_L11N_T1_SRCC_15 J21
 IO_L12P_T1_MRCC_15 J19
 IO_L12N_T1_MRCC_15 H19
 IO_L13P_T2_MRCC_15 K18
 IO_L13N_T2_MRCC_15 K19
 IO_L14P_T2_SRCC_15 L19
 IO_L14N_T2_SRCC_15 L20
 IO_L15P_T2_DQS_15 N22
 IO_L15N_T2_DQS_ADV_B_15 M22
 IO_L16P_T2_A28_15 M18
 IO_L16N_T2_A27_15 L18
 IO_L17P_T2_A26_15 N18
 IO_L17N_T2_A25_15 N19
 IO_L18P_T2_A24_15 N20
 IO_L18N_T2_A23_15 M20
 IO_L19P_T3_A22_15 K13
 IO_L19N_T3_A21_VREF_15 K14
 IO_L20P_T3_A20_15 M13
 IO_L20N_T3_A19_15 L13
 IO_L21P_T3_DQS_15 K17
 IO_L21N_T3_DQS_A18_15 J17
 IO_L22P_T3_A17_15 L14
 IO_L22N_T3_A16_15 L15
 IO_L23P_T3_F0E_B_15 L16
 IO_L23N_T3_FWE_B_15 K16
 IO_L24P_T3_RS1_15 M15
 IO_L24N_T3_RS0_15 M16
 IO_25_15 M17

IO_0_35 F4
 IO_L1P_T0_AD4P_35 B1
 IO_L1N_T0_AD4N_35 A1
 IO_L2P_T0_AD12P_35 C2
 IO_L2N_T0_AD12N_35 B2
 IO_L3P_T0_DQS_AD5P_35 E1
 IO_L3N_T0_DQS_AD5N_35 D1
 IO_L4P_T0_35 E2
 IO_L4N_T0_35 D2
 IO_L5P_T0_AD13P_35 G1
 IO_L5N_T0_AD13N_35 F1
 IO_L6P_T0_35 F3
 IO_L6N_T0_VREF_35 E3
 IO_L7P_T1_AD6P_35 K1
 IO_L7N_T1_AD6N_35 J1
 IO_L8P_T1_AD14P_35 H2
 IO_L8N_T1_AD14N_35 G2
 IO_L9P_T1_DQS_AD7P_35 K2
 IO_L9N_T1_DQS_AD7N_35 J2
 IO_L10P_T1_AD15P_35 J5
 IO_L10N_T1_AD15N_35 H5
 IO_L11P_T1_SRCC_35 H3
 IO_L11N_T1_SRCC_35 G3
 IO_L12P_T1_MRCC_35 H4
 IO_L12N_T1_MRCC_35 G4
 IO_L13P_T2_MRCC_35 K4
 IO_L13N_T2_MRCC_35 J4
 IO_L14P_T2_SRCC_35 L3
 IO_L14N_T2_SRCC_35 K3
 IO_L15P_T2_DQS_35 M1
 IO_L15N_T2_DQS_35 L1
 IO_L16P_T2_35 M3
 IO_L16N_T2_35 M2
 IO_L17P_T2_35 K6
 IO_L17N_T2_35 J6
 IO_L18P_T2_35 L5
 IO_L18N_T2_35 L4
 IO_L19P_T3_35 N4
 IO_L19N_T3_VREF_35 N3
 IO_L20P_T3_35 R1
 IO_L20N_T3_35 P1
 IO_L21P_T3_DQS_35 P5
 IO_L21N_T3_DQS_35 P4
 IO_L22P_T3_35 P2
 IO_L22N_T3_35 N2
 IO_L23P_T3_35 M6
 IO_L23N_T3_35 M5
 IO_L24P_T3_35 P6
 IO_L24N_T3_35 N5
 IO_25_35 L6

XC7A200TFBG484

XC7A200TFBG484

rev02

19 Dec 2015 16:13:37

Sheet: 15/24

1

2

3

4

5

6

A

B

C

D

A



B

C

D

*) Lower Left Bank

*) Bottom Bank




*) FPGA Power Subsystem -- AUX and I/O

$$*) V_{CCAUX} = 0.75V \times (1 + 205 / 147) = 1.796V$$


$$*) V_{CC0} = 0.75V \times (1 + 205 / 59) = 3.356V$$

*) Minimal load current is 2 mA:
 1.8V / 470 Ohm = ~4mA
 3.3V / 470 Ohm = ~7mA




*) Light-load mode is enabled



* Upper Right Bank



* Signals, that are allowed to be swapped, can be swapped with each other and/or moved to different pins within their bank.



1

2

3


4

5

6

*) Signals, that are allowed to be swapped, can be swapped with each other and/or moved to different pins within their bank.

*) Lower Right Bank



<-- FPGA_GPIO_* and FPGA_IRQ_N_* signals can be swapped

1

2

3

4

5

6

1

2

3

4

5

6

A

A

B

B

C

C





D

D

*) Ground Pins

*) Power - CORE & BRAM

*) Power - AUX



rev02

19 Dec 2015 16:13:37

Sheet: 20/24

1


2

3

4

5

6



*) Decoupling capacitors for VCCINT and VCCBRAM

FPGA_VCCINT_1V0

<-- Place small 0.47 uF caps right under the BGA package
 <-- Place medium 4.7 uF caps very close to the BGA package
 <-- Place large 47 uF and 330 uF caps not far from the BGA package

 <-- Distribute smaller caps evenly under the BGA package
 <-- Distribute larger caps evenly around the BGA package

*) Decoupling capacitors for UCCAUX

FPGA_UCCAUX_1V8

<-- Place small 0.47 uF caps right under the BGA package
 <-- Place medium 4.7 uF caps very close to the BGA package
 <-- Place large 47 uF caps not far from the BGA package

 <-- Try to place smaller caps next to FPGA balls

rev02
19 Dec 2015 16:13:37
Sheet: 21/24

1 2 3 4 5 6


A

B

C

D

*> Decoupling capacitors for UCC0



- <-- Place small 0.47 uF caps right under the BGA package
- <-- Place medium 4.7 uF caps very close to the BGA package
- <-- Place large 47 uF caps not far from the BGA package
- <-- Place one of four 47 uF caps on every side of the BGA package
- <-- Distribute six sets of caps among six FPGA I/O banks

A

B

C


D

rev02
19 Dec 2015 16:13:37
Sheet: 22/24


1 2 3 4 5 6

*) FPGA Power Subsystem -- CORE

- *) $UCCINT = 0.6V \times (1 + 150 / 226) = 0.998V$
- *) OCP_ADJ is not used (default over-current threshold)
- *) MARx are not used (output at nominal 100%)
- *) S_IN/S_OUT are not used (single regulator mode)
- *) S_DELAY is not used (single regulator mode)
- *) M/S is not used (parallel operation not needed)
- *) EA_OUT is not used (default control loop)
- *) Minimal load current is 0A, but we still place load of 100 Ohms just in case (gives 10 mA)



rev02
19 Dec 2015 16:13:37
Sheet: 23/24



*) Recommended power-up sequence:
 1) VCCINT
 2) VCCAUX
 3) VCC0

RC network values are preliminary,
 should be tweaked after experiments

*) "Power OK" LED, should be of green color