diff options
| -rw-r--r-- | toolruns/Makefile | 69 |
1 files changed, 69 insertions, 0 deletions
diff --git a/toolruns/Makefile b/toolruns/Makefile new file mode 100644 index 0000000..b966ccf --- /dev/null +++ b/toolruns/Makefile @@ -0,0 +1,69 @@ +#=================================================================== +# +# Makefile +# -------- +# Makefile for building von Neumann decorrelation simulation. +# +# +# Author: Joachim Strombergson +# Copyright (c) 2014, NORDUnet A/S All rights reserved. +# +# Redistribution and use in source and binary forms, with or without +# modification, are permitted provided that the following conditions are +# met: +# - Redistributions of source code must retain the above copyright notice, +# this list of conditions and the following disclaimer. +# +# - Redistributions in binary form must reproduce the above copyright +# notice, this list of conditions and the following disclaimer in the +# documentation and/or other materials provided with the distribution. +# +# - Neither the name of the NORDUnet nor the names of its contributors may +# be used to endorse or promote products derived from this software +# without specific prior written permission. +# +# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS +# IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED +# TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A +# PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT +# HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, +# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED +# TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR +# PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF +# LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING +# NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS +# SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. +# +#=================================================================== + +CORE_SRC=../src/rtl/vndecorrelator.v +TB_SRC=../src/tb/tb_vndecorrelator.v + +CC=iverilog + + +all: vntest.sim + + +vntest.sim: $(TB_SRC) $(CORE_SRC) + $(CC) -o vntest.sim $(TB_SRC) $(CORE_SRC) + + +sim-core: vntest.sim + ./vntest.sim + + +help: + @echo "Supported targets:" + @echo "------------------" + @echo "all: Build all simulation targets." + @echo "vntest.sim Build the core simulation target." + @echo "sim-core: Run core level simulation." + +clean: + rm vntest.sim + + +#=================================================================== +# EOF Makefile +#=================================================================== |