core/rng/trng - True Random Number Generator core implemented in Verilog

Age	Commit message (Collapse)	Author
2015-03-26	Cleanup: Merged separate clocked processes. Fixed incorrect bit widths. ↵	Joachim Strömbergson
	Changed to localparams. Changed api data read reg to real hold register.
2015-03-26	Updated the Makefile to match the new CT repo structure.	Joachim Strömbergson

2015-03-25	streamline(?) api_mux, register data for eim output	Paul Selkirk

2014-11-20	Updates of variable names to matched changed instance name and new fifo.	Joachim Strömbergson

2014-11-20	Reworked the csprng output fifo to really take advantage of the fact that ↵	Joachim Strömbergson
	the csprng delivers blocks of 512 bits. Removed trailing whitespaces and linted code.
2014-11-20	Updates after linting.	Joachim Strömbergson

2014-11-20	(1) Reducing timepout for entropy sources. Updated interface for sha-512 to ↵	Joachim Strömbergson
	match new interface with work factor ports. We are not using the work factor here at the moment.
2014-10-02	Adding Quartus project files to build trng for TerasIC DE0 Nano board. This ↵	Joachim Strömbergson
	also includes a prebuilt config file.
2014-10-02	Updating testbenches to match new interfaces and use the api to read and ↵	Joachim Strömbergson
	write data.
2014-10-02	Removing wrappers since they are not used.	Joachim Strömbergson

2014-10-02	Updating trng to debugged version.	Joachim Strömbergson

2014-09-27	Adding debug port for mixer and csprng. In the csprng the debug_update will ↵	Joachim Strömbergson
	trigger fifo extraction and thus force random number generation.
2014-09-26	Updating source to the latest and greatest. In this version the entropy ↵	Joachim Strömbergson
	sources works and all modules have correct intterface.
2014-09-26	Removing old fake entropy source.	Joachim Strömbergson

2014-09-26	Removing old fake module for ring oscillator.	Joachim Strömbergson

2014-09-26	Update of fake entropy sources used in simulation.	Joachim Strömbergson

2014-09-18	Updates after synthesis of the complete trng.	Joachim Strömbergson

2014-09-16	Adding implemenatation notes that explains the different models for ↵	Joachim Strömbergson
	simulation and synthesis of the entropy sources.
2014-09-16	Adding a minor readme to explain when to use the entropy wrappers.	Joachim Strömbergson

2014-09-16	Adding initial version of wrapper for the avalance entropy core to be used ↵	Joachim Strömbergson
	during synthesis.
2014-09-16	Fixed incorrect bit index.	Joachim Strömbergson

2014-09-16	More debug fixes. We add one extra wait cycle to allow the mixer to detect ↵	Joachim Strömbergson
	that we want more seed.
2014-09-16	Debug fixes found during simulation. Now the trng generates data and ↵	Joachim Strömbergson
	provides an api.
2014-09-12	Updated Makefile to build the complete trng simulation target.	Joachim Strömbergson

2014-09-12	Adding first version of complete trng.	Joachim Strömbergson

2014-09-12	Adding testbench for the complete trng.	Joachim Strömbergson

2014-09-12	Adding fake modules for the three types of entropy sources to allow us to ↵	Joachim Strömbergson
	simulate with known values.
2014-09-11	Update after completion of rtl and debug of rtl using the updated testbench. ↵	Joachim Strömbergson
	Now it works.
2014-09-11	Adding initial versions of rtl and tb for the mixer.	Joachim Strömbergson

2014-09-11	Adding compile and sim target for the mixer.	Joachim Strömbergson

2014-09-11	Adding makefile.	Joachim Strömbergson

2014-09-11	Adding rtl and tb for the csprng part of the trng.	Joachim Strömbergson

2014-09-11	Adding readme and license for the trng core.	Joachim Strömbergson