From 81286a692a3edade788c6d42beec1a7c8e5e07c9 Mon Sep 17 00:00:00 2001
From: Paul Selkirk <paul@psgd.org>
Date: Wed, 18 Nov 2015 17:23:40 -0500
Subject: Move novena_clkmgr IBUFGDS to clkmgr_dcm, to put the Xilinx-specific
 primitives in one place.

---
 common/rtl/clkmgr_dcm.v | 19 ++++++++++++++++++-
 1 file changed, 18 insertions(+), 1 deletion(-)

(limited to 'common/rtl/clkmgr_dcm.v')

diff --git a/common/rtl/clkmgr_dcm.v b/common/rtl/clkmgr_dcm.v
index 7c851f1..141863e 100644
--- a/common/rtl/clkmgr_dcm.v
+++ b/common/rtl/clkmgr_dcm.v
@@ -38,9 +38,11 @@
 
 module clkmgr_dcm
   (
-   input wire  clk_in,
+   input wire  clk_in_p,
+   input wire  clk_in_n,
    input wire  reset_in,
   
+   output wire gclk_out,
    output wire gclk_missing_out,
 
    output wire clk_out,
@@ -55,6 +57,20 @@ module clkmgr_dcm
    parameter    CLK_OUT_DIV     = 2;    // divide factor for output clock frequency (1..32)
    
    
+   //
+   // IBUFGDS
+   //
+   /* Xilinx-specific primitive to handle LVDS input signal. */
+   (* BUFFER_TYPE="NONE" *)
+   wire        clk_in;
+   
+   IBUFGDS IBUFGDS_gclk
+     (
+      .I(clk_in_p),
+      .IB(clk_in_n),
+      .O(clk_in)
+      );
+
    //
    // DCM_SP
    //
@@ -115,6 +131,7 @@ module clkmgr_dcm
    //
    // Mapping
    //
+   assign       gclk_out        = clk_in;
    assign       gclk_missing_out= dcm_status_int[1];
    assign       clk_valid_out   = dcm_locked_int & ((dcm_status_int[2:1] == 2'b00) ? 1'b1 : 1'b0);
 
-- 
cgit v1.2.3