aboutsummaryrefslogtreecommitdiff
path: root/common/rtl
diff options
context:
space:
mode:
authorPaul Selkirk <paul@psgd.org>2015-11-12 16:48:01 -0500
committerPaul Selkirk <paul@psgd.org>2015-11-12 16:48:01 -0500
commit2b374d2b124d073e37708843cf599256b2cd9aa1 (patch)
treed3513a5a435f550e3ec2b46587c4a9be43b9c87c /common/rtl
parent4cfd0c3dbe688960f6b7e7285b7a14cebb1586a3 (diff)
Change reset to active-low.
Diffstat (limited to 'common/rtl')
-rw-r--r--common/rtl/novena_regs.v6
1 files changed, 3 insertions, 3 deletions
diff --git a/common/rtl/novena_regs.v b/common/rtl/novena_regs.v
index eb89092..4edf028 100644
--- a/common/rtl/novena_regs.v
+++ b/common/rtl/novena_regs.v
@@ -42,7 +42,7 @@ module board_regs
(
// Clock and reset.
input wire clk,
- input wire rst,
+ input wire reset_n,
// Control.
input wire cs,
@@ -96,9 +96,9 @@ module board_regs
//----------------------------------------------------------------
// storage registers for mapping memory to core interface
//----------------------------------------------------------------
- always @ (posedge clk or posedge rst)
+ always @ (posedge clk or negedge reset_n)
begin
- if (rst)
+ if (!reset_n)
begin
reg_dummy <= {32{1'b0}};
end