aboutsummaryrefslogtreecommitdiff
BranchCommit messageAuthorAge
fixModified the test program to verify that changes in Verilog do work.Pavel V. Shatov (Meister)7 years
master * Rewritten from scratch, uses the same hardware architecture as the Ed25519Pavel V. Shatov (Meister)6 years
test_dpa_fixFixed copyright notices.Pavel V. Shatov (Meister)3 years
 
 
AgeCommit messageAuthor
2021-07-19Fixed copyright notices.test_dpa_fixPavel V. Shatov (Meister)
2021-04-12New testbench (basically the same as tb_curve_multiplier_256.v, but testsPavel V. Shatov (Meister)
2021-04-12Cleaned up wrapper modulePavel V. Shatov (Meister)
2021-04-12Ported FSM in the top-level modulePavel V. Shatov (Meister)
2021-04-12Ported microcode "worker" modulePavel V. Shatov (Meister)
2021-04-12New microcode source for Montgomery ladder variantPavel V. Shatov (Meister)
2018-12-19 * Rewritten from scratch, uses the same hardware architecture as the Ed25519HEADmasterPavel V. Shatov (Meister)
2018-09-06Replicated certain FSM-related signals for better placement and routing.Pavel V. Shatov (Meister)
2018-09-06Turned ROMs into distributed memories, otherwise synthesizer was combining themPavel V. Shatov (Meister)
2018-04-17Modified the test program to verify that changes in Verilog do work.fixPavel V. Shatov (Meister)
[...]
 
Clone
https://git.cryptech.is/core/pkey/ecdsa256
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-23 05:55:14 +0000