| Age | Commit message (Collapse) | Author | |
|---|---|---|---|
| 2019-10-21 | Reworked testbench, clk_sys and clk_core can now have any ratio, not | Pavel V. Shatov (Meister) | |
| necessarily 1:2. Fixed compile-time issue where ISE fails to place two DSP slices next to each other, if A and/or B cascade path(s) between then are partially connected. Basically, if cascade is used, entire bus must be connected. | |||
| 2019-10-21 | Further work: | Pavel V. Shatov (Meister) | |
| - added core wrapper - fixed module resets across entire core (all the resets are now consistently active-low) - continued refactoring | |||
 |
index : core/math/modexpng | |
| "Next-generation" modular exponentiation using specialized DSP slices present in Artix-7 FPGA | git repositories |
| aboutsummaryrefslogtreecommitdiff |