| Age | Commit message (Collapse) | Author | |
|---|---|---|---|
| 2020-01-20 | For the new general worker module to work we need dynamic switching of DSP | Pavel V. Shatov (Meister) | |
| OPMODE, ALUMODE and CARRYINSEL ports, thus more defined constants. | |||
| 2019-10-23 | Added missing copyright headers. | Pavel V. Shatov (Meister) | |
| 2019-10-21 | Redesigned the testbench. Core clock does not necessarily need to be twice | Pavel V. Shatov (Meister) | |
| faster than the bus clock now. It can be the same, or say four times faster. | |||
| 2019-10-01 | Redesigned core architecture, unified bank structure. All storage blocks now | Pavel V. Shatov (Meister) | |
| have eight 4kbit entries and occupy one 36K BRAM tile. | |||
 |
index : core/math/modexpng | |
| "Next-generation" modular exponentiation using specialized DSP slices present in Artix-7 FPGA | git repositories |
| aboutsummaryrefslogtreecommitdiff |