| Age | Commit message (Collapse) | Author | |
|---|---|---|---|
| 2017-07-10 | * made separate file for low-level settings | Pavel V. Shatov (Meister) | |
| * turned crazy triple multiplier array into one array with input mux | |||
| 2017-07-04 | Fixed generic/vendor low-level primitives switch. | Pavel V. Shatov (Meister) | |
| 2017-07-04 | Fixing generic/vendor primitive switching... | Pavel V. Shatov (Meister) | |
| 2017-07-01 | Started porting generic multiplier to Xilinx primitives. | Pavel V. Shatov (Meister) | |
| 2017-07-01 | Added generic/vendor-specific primitive selector for simulation. | Pavel V. Shatov (Meister) | |
| 2017-07-01 | Finished modulus-dependent coefficient calculation module: | Pavel V. Shatov (Meister) | |
| * fixed bug with latency compensation * cleaned up Verilog source * added 512-bit testbench * works in simulator * synthesizes without warnings Changes: * made latency of generic processing element configurable | |||
| 2017-06-27 | Added generic processing elements. | Pavel V. Shatov (Meister) | |
 |
index : core/math/modexpa7 | |
| Modular exponentiation using the Artix-7 FPGA | git repositories |
| aboutsummaryrefslogtreecommitdiff |