| Age | Commit message (Collapse) | Author | |
|---|---|---|---|
| 2015-04-27 | Updating modexp core to v 0.50. This version contains a working core that ↵ | Joachim Strömbergson | |
| can perform sign and verify with big keys/values. The core builds ok in Altera and Xilinx FPGA tools. This commit also includes a new testgenerator capable of generating testbench for modexp with autgenerated test data of different lengths. The README has been updated with status and implementation results in for different FPGA devices. | |||
| 2015-04-24 | (1) Adding auto generated testbench for verilog. (2) Update of the test ↵ | Joachim Strömbergson | |
| generator. (3) Update of the Makefile to run test generator. | |||
| 2015-04-21 | Adding more targets for building, linting and simulating submodules. | Joachim Strömbergson | |
| 2015-04-20 | Updated Makefile with residue module targets. Updated the license info. | Joachim Strömbergson | |
| 2015-04-13 | Adding makefile for linting and for building sim targets. | Joachim Strömbergson | |
 |
index : core/math/modexp | |
| Modular exponentiation core | git repositories |
| aboutsummaryrefslogtreecommitdiff |