aboutsummaryrefslogtreecommitdiff
AgeCommit message (Collapse)Author
2015-06-18Moved s logic mux control to control fsm.Joachim Strömbergson
2015-06-18Correct update after linting.Joachim Strömbergson
2015-06-18Restored version of montprod to a version that actually works.Joachim Strömbergson
2015-06-18Combined case statements to make it easier to follow the sequences.Joachim Strömbergson
2015-06-18Update after linting after cycle collapsing.Joachim Strömbergson
2015-06-17(1) Collapsed the sm and sa adder states. Thisimoproves performance for ↵Joachim Strömbergson
modexp with 3%. (2) Updated montprod testbench to not use the now removed states. (3) Minor code cleanup to make it easier to work with for further improvements.
2015-06-17(1) Cleaned up bit select for operand b and a. (2) Fixed name of loop ↵Joachim Strömbergson
counter. (3) Reordered processes to main datapath first.
2015-06-17Fixed order of states.Joachim Strömbergson
2015-06-16Merge of s_mux and s_write to allow cycle collapsing.Joachim Strömbergson
2015-06-16Fixed final big testcase to match python model.Joachim Strömbergson
2015-06-16Collapsing cycles for loop counter. Updating testbench to match removed cycles.Joachim Strömbergson
2015-06-16Collapsed done. Removes one cycle from each montprod.Joachim Strömbergson
2015-06-16Fixed non trivial yet fairly short testcases.Joachim Strömbergson
2015-06-15cleanup of s mem write control.Joachim Strömbergson
2015-06-15Fixed the carry registers.Joachim Strömbergson
2015-06-15Fixed prev reg:Joachim Strömbergson
2015-06-15(1) Fixing up write address register fo s mem. (2) Cleanup of loop counter.Joachim Strömbergson
2015-06-15Cleanup and fixing name in preparation for cycle crunch.Joachim Strömbergson
2015-06-15Fixed baseline.Joachim Strömbergson
2015-06-10More cleanup. Adding a lot of compile flags to be able to silence the testbench.Joachim Strömbergson
2015-06-10Added cycle counter to the montprod testbench to measure the execution time.Joachim Strömbergson
2015-06-03Adding the encipher/verify test case with 1024 bit RSA key by Rob.Joachim Strömbergson
2015-06-03Adding test for for public exponent operation based on Rob 1024 bit key.Joachim Strömbergson
2015-06-02Adding sign testcase with 1024 bit operands from real RSA key.Joachim Strömbergson
2015-06-02Minor fix for better layout.Joachim Strömbergson
2015-06-02Padded Rob 1024 test with one 32-bit word. This makes the model work for the ↵Joachim Strömbergson
test case.
2015-06-02Cleanup of result checking code to make it easier to see any errors.Joachim Strömbergson
2015-06-02Updated header to emphasis that this is a top level wrapper.Joachim Strömbergson
2015-06-02Refactored into core and top.Joachim Strömbergson
2015-06-02Fixd nits in test case. Added simple line break to clean up.Joachim Strömbergson
2015-06-02Adding 1024 bit test case from Rob to verify that it works in the model.Joachim Strömbergson
2015-05-24Minor layout fixes.Joachim Strömbergson
2015-05-24Fixed names.Joachim Strömbergson
2015-05-24Adding two more signing test cases with e=65537 and explicit lengths for ↵Joachim Strömbergson
exponent and modulus, message.
2015-05-22Updated the C model with version of modexp that supports explicit, separate ↵Joachim Strömbergson
lengths for exponent and modulus. Also added new test cases, cleaned up code etc.
2015-05-22Removed obsoleted temp parameter.Joachim Strömbergson
2015-05-22Removed file that should not have been in the repo.Joachim Strömbergson
2015-05-21Added internal cycle counter. Added API addresses to extract cycle counter ↵Joachim Strömbergson
value. Moved reset of start reg to beginning of FSM.
2015-05-20(1) Removed unneeded default state. (2) Cleanup of testbench and added a ↵Joachim Strömbergson
bigger test case.
2015-05-20Adding new memories with internal pointers.Joachim Strömbergson
2015-05-20Changed to using modexp length register and removed the common length register.Joachim Strömbergson
2015-05-19Updated TB to use access ports. Added missing invalidate of residue when ↵Joachim Strömbergson
modulus is updated. Minor cleanup.
2015-05-08Fixed RH operand size.Joachim Strömbergson
2015-04-27Updated header with info about bit lengths supported.Joachim Strömbergson
2015-04-27Adding localparam for debugging that had gone missing.Joachim Strömbergson
2015-04-27Updating modexp core to v 0.50. This version contains a working core that ↵Joachim Strömbergson
can perform sign and verify with big keys/values. The core builds ok in Altera and Xilinx FPGA tools. This commit also includes a new testgenerator capable of generating testbench for modexp with autgenerated test data of different lengths. The README has been updated with status and implementation results in for different FPGA devices.
2015-04-24(1) Adding auto generated testbench for verilog. (2) Update of the test ↵Joachim Strömbergson
generator. (3) Update of the Makefile to run test generator.
2015-04-23Adding a generator for tests to the modexp model and core.Joachim Strömbergson
2015-04-21Fixed incorrect types.Joachim Strömbergson
2015-04-21Adding more targets for building, linting and simulating submodules.Joachim Strömbergson