index
:
core/hash/sha512
clock_speed
master
Verilog implementation of the SHA-512 hash function
git repositories
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
Age
Commit message (
Collapse
)
Author
2015-07-18
Completed test case for state restore. The state restore functionality ↵
Joachim Strömbergson
works. Minor tweak of work factor test.
2015-07-18
Adding initial version of test case for state restore functionality.
Joachim Strömbergson
2015-07-18
Adding logic to write state restore data to the state registers.
Joachim Strömbergson
2015-07-18
Added API logic to set write signals for the state.
Joachim Strömbergson
2015-07-18
Adding ports in the core to do state restore. Added wires in the top to ↵
Joachim Strömbergson
connect the state restore ports.
2015-03-31
Revert streamlined wrapper, and don't delay register reads.
Paul Selkirk
2015-03-17
Rearrange cores.
Paul Selkirk
2014-11-20
Adding work factor processing functionality.
Joachim Strömbergson
2014-11-06
Fixes of nits in #8 found with the verilator linter.
Joachim Strömbergson
2014-09-11
Changed to asynch reset.
Joachim Strömbergson
2014-04-05
Adding the Python functional model of the SHA-512 core.
Joachim Strömbergson
2014-04-05
Adding source RTL files for the sha512 core.
Joachim Strömbergson
2014-04-05
Adding core and top level testbenches for sha512.
Joachim Strömbergson