src - core/comm/uart - A Universal asynchronous receiver/transmitter (UART) implemented in Verilog

index : core/comm/uart

A Universal asynchronous receiver/transmitter (UART) implemented in Verilog

git repositories

about summary refs log tree commit diff

path: root/src

Mode	Name	Size
d---------	rtl	73	log plain

generated by cgit v1.2.3 (git 2.25.1) at 2024-11-21 22:29:08 +0000