| Age | Commit message (Collapse) | Author | |
|---|---|---|---|
| 2014-03-13 | Adding makefile to build and run uart simulations. | Joachim StroĢmbergson | |
 |
index : core/comm/uart | |
| A Universal asynchronous receiver/transmitter (UART) implemented in Verilog | git repositories |
| aboutsummaryrefslogtreecommitdiff |