eim
===

Verilog implementation of the eim interface used to connect FPGA cores
to the Freescale i.MX6 CPU.