Age | Commit message (Collapse) | Author | |
---|---|---|---|
2015-03-31 | Don't delay register reads in eim_regs. | Paul Selkirk | |
2015-03-17 | Rearrange cores. | Paul Selkirk | |
index : core/comm/eim | ||
Verilog implementation of EIM interface used to connect FPGA cores to Freescale i | git repositories |
aboutsummaryrefslogtreecommitdiff |
Age | Commit message (Collapse) | Author | |
---|---|---|---|
2015-03-31 | Don't delay register reads in eim_regs. | Paul Selkirk | |
2015-03-17 | Rearrange cores. | Paul Selkirk | |