core/cipher/chacha - Verilog 2001 implementation of the ChaCha stream cipher

Age	Commit message (Expand)	Author
2019-02-08	(1) Removed reset input port from qr module, qr module instances and qr modul...HEAD master	Joachim Strömbergson
2019-02-07	Change reset to asynch assert. This matches comment. It also matches what is ...	Joachim Strömbergson
2018-10-23	Hardening the API to block writes to contol signals when core is performing o...	Joachim Strömbergson
2018-10-16	Adding width specification, fixed order and other nits as part of ceckning th...	Joachim Strömbergson
2018-08-30	Adding two more pipeline registers in the qr module. Added two more wait cycles.	Joachim Strömbergson
2018-08-23	Debugged pipeline register and state update. All test cases ok.timing_fix	Joachim Strömbergson
2018-08-23	Added missing define.	Joachim Strömbergson
2018-08-23	(1) Adding pipeline register update code and a set of pipeline registers. Reg...	Joachim Strömbergson
2018-08-23	(1) Updated qr interface to include clock and reset needed for internal pipel...	Joachim Strömbergson
2016-12-28	(1) Cleanup of top an core code with no functional changes. The code is now m...cleanup	Joachim Strömbergson
2015-04-30	(1) Added api addresses and constants for core name and version. (2) Changed ...	Joachim Strömbergson
2014-11-06	Fixes to nits found using the verilator linter.	Joachim Strömbergson
2014-09-26	Update of ChaCha with fixes found during synthesis.	Joachim Strömbergson
2014-09-03	Adding Makefile for building and running chacha simulations.	Joachim Strömbergson
2014-09-03	Adding a Python functional model of the ChaCha stream cipher.	Joachim Strömbergson
2014-09-03	Adding testbenches for core and top.	Joachim Strömbergson
2014-09-03	Adding RTL code for the ChaCha stream cipher.	Joachim Strömbergson
2014-09-03	Adding text files for license and general info.	Joachim Strömbergson