aboutsummaryrefslogtreecommitdiff
path: root/src/rtl/chacha.v
diff options
context:
space:
mode:
authorJoachim StroĢˆmbergson <joachim@secworks.se>2014-09-26 15:02:33 +0200
committerJoachim StroĢˆmbergson <joachim@secworks.se>2014-09-26 15:02:33 +0200
commit18e102cddcad3932c6e46ef0b294312799eee6b8 (patch)
tree6eaca4f11d62dd301aa00317c2a4ef59a454fde5 /src/rtl/chacha.v
parent0caeb865766a5332b23d86f9f3b251ac11688e1c (diff)
Update of ChaCha with fixes found during synthesis.
Diffstat (limited to 'src/rtl/chacha.v')
-rw-r--r--src/rtl/chacha.v6
1 files changed, 3 insertions, 3 deletions
diff --git a/src/rtl/chacha.v b/src/rtl/chacha.v
index c83710d..8fd58f4 100644
--- a/src/rtl/chacha.v
+++ b/src/rtl/chacha.v
@@ -295,10 +295,10 @@ module chacha(
//----------------------------------------------------------------
// reg_update
// Update functionality for all registers in the core.
- // All registers are positive edge triggered with synchronous
- // active low reset. All registers have write enable.
+ // All registers are positive edge triggered with asynchronous
+ // active low reset.
//----------------------------------------------------------------
- always @ (posedge clk)
+ always @ (posedge clk or negedge reset_n)
begin
if (!reset_n)
begin