core/cipher/aes - Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard)

Age	Commit message (Collapse)	Author
2018-07-04	Added a test case for AES with test vectors from processing NIST KWP keywrap ↵	Joachim Strömbergson
	operation. This verifies that we are using the AES core correctly in the keywrap core. But it is a new test vector for AES too.
2018-05-22	Added wait_ready task to allow test cases to wait for the core to complete ↵	Joachim Strömbergson
	an operation. This makes it possible to measure cycles for an operation.
2017-12-15	Adding the error port that went missing. Sloppy.	Joachim Strömbergson

2017-12-14	Synced the AES core rtl and testbench to github. The updates does not add or ↵	Joachim Strömbergson
	modify any functionality, but silence a lot of warnings, reduce code size.
2015-12-13	whack copyrights	Paul Selkirk

2015-05-28	Corrected where config bits are.	Joachim Strömbergson

2015-05-16	(1) Changed name and version to reflect that it is not only AES-128 and that ↵	Joachim Strömbergson
	the core is fairly close to done. (2) Moved counter update.
2015-05-04	(1) Changed ordet of status and config addresses to conform to what we have ↵	Joachim Strömbergson
	in other cores. (2) Changed to localparam to stop polluting namespace.
2014-11-27	Adding testbenchs.	Joachim Strömbergson